
# Lem MASTER 386L/20





& SAMSUNG

•		•	

# Pen Computer System

**Service Manual** 

	•		

# Federal Communications Commision (FCC) Statement

pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television This equipment has been tested and found to comply with the limits for a Class B digital device, against harmful interference in a residential installation. This equipment generates, uses and can radiate reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

Reorient or relocate the receiving antenna.

Increase the separation between the equipment and receiver.

Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.

Consult the dealer or an experienced radio/T.V. technician for help.

#### NOTE

result in interference to radio and TV reception, and may void the user's right to operate the equipment. The AC adapter adjusts itself to a wide range of AC voltage inputs (100 to 250 volts); therefore, you shielded power cable must also be used to connect this equipment. Use of non-shielded cables may Peripherals used in conjunction with this equipment must have shielded interface cables only. A can use it anywhere in the world.

# Canadian Department of Communications (CDC) Statement

This device does not exceed the Class B limits for radion noise emissions from digital apparatus set out in the Radio Interference Regulations of the Canadian Department of Communications.

•		•	

#### Contents

About this Manual	. VIII
Manual Organization	. viii
Related Manuals	. ix
1. System Description	1 - 1
General Description	1 - 3
Hardware Configuration and Specifications	1 - 5
System Level	1 - 5
Subassembly Level	1 - 7
Environmental Specifications	1-41
Regulatory and Safety Agency Information	1-41
2. Removal and Replacement Procedures	2 - 1
Introduction	2 - 3
Case Removal	2 - 3
Case Replacement	6-7
Hard Disk Drive Replacement	2-7
DC/DC Power Supply Removal	2 - 8
DC/DC Power Supply Replacement	2 - 8
DC/AC Inverter Removal	2 - 9
	2-17
lent	2-11
System Board Removal	2-12
System Board Replacement	2-13
Control PCBA Removal	2-14
Control PCBA Replacement	2-16
Screen/Digitizer Subassembly Replacement	2-1 <i>/</i> 2-18
2 Outlong Banjamont	4
Available Options	3-3
Modem Installation	3-4
Modem Removal	3 - 4
Memory Expansion Board Installation	3 - 5 5 - 6
Numeric Coprocessor Installation	3-7
Numeric Coprocessor Removal	3 - 7
4. Diagnostics	4 - 1
What is the Diagnostic Program?	4 - 3
How To Load The Diagnostic Program	4 - 3 6 - 4
Freparation Installation	4 - 4 2 - 4
Loading	4 - 4
Main Menu and Selections	4 - 5
Manual Test	4 - 5
System 4	4 - 6
Input Dev.	4 - 7
Video	7 - 4

HDD	
Old	4 - 8
	0
	0 - 4
	8 - 4
	4 - 8
	9 - 4
	<u> </u>
	0 - 7
	C_+
	4 - 9
	:
	:
•	
	:
5. Principles of Operation	5 - 1
	5-3
S	5
Overview	5
Intel386 SL Microprocessor: CPU and Memory-Controller Subsystem	ller Subsystem5 - 5
82360SL I/O: Integrated ISA Peripheral and Power-Management Device	e 5
External Memory Arrays	5
System Interconnect Buses	7-5-
Main Memory Options	5 - 8
DRAM Main Memory	9-5
Memory System Sizing and Control Mechanisms	9 - 5
Cache Memory System	5-10
	5-10
Cache Performance Factors	5-11
BIOS Memory Array	5-12
Flash Memory Support	5-12
Guaranteed Compatibility	5-12

5-13	5-14	5-14	5-15	5-16	5-16	5-19	5-20	5-23	5-23	5-23	5-26	5-29	5-29	5-30
Ś	Ś	Ś	Ś	Ś	Ņ	Ś	Ś	Ś	Ś	Ś	Ņ	Ś	Ŋ	Ŋ
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:			•	
:	:	:	:	:	:	:	:		•	•	:	:		
:		:	:	:	:	:	·	:	:		:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
•	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
:		:	:	:	:	:	:	:	•		:	:	:	:
	leı			:	:	:	•		•	•	•	•	:	•
	5				:	:	:	:	:	:	:	:	:	:
:	ntı	:	:	:	:	:	:	:	:	:	:	:	:	:
:	ည	:	:	:	:	:	:	:	:	:	:	:	:	:
:	×	:	:	:	:	:	:	:	:	:	:	:	•	:
:	)is	:	:	:	:	:	:	:	:	:	:	:	:	:
•	1	:	:	:	:	:	:	:	:	:	:		:	:
:	ğ	:	:	:	:	:	:	:	:	:	•	<u>1</u> 0	:	:
	o	:	:	:	:	:	•	•	•	•	us	ra	•	•
:	丘	:	•	•	:	:	:	:	:	:	ţį	ne	:	:
:	ίŢ		:	:	:	:	:	:	п	:	ra	Ğ	:	:
:	5	:	•	:	:	:	C		Ė.	:	ge	×	:	:
:	e-	:	sce	:	:		ΙĘ	leı	cat	:	nsi	0	:	:
•	g	:	rfg	:	:	:	ofc.	5	H		Ō	$\Box$	:	•
Suc	Sir	:	ıte	:	•	:	Š	nt	d	Ō	7	lal	:	2
itic	S	:	11.	•	es	:	L	ည	IA	ati	Ö	$\overline{\Box}$	:	rfa
S	$\overline{\circ}$		[0	ce	ıas	>	7	A	Ĭ	ĕ	d	4	•	ite
P	$\geq$	n	es	fa	P	I:t	$\mathcal{L}$	Ö	n a	Ö	Su	Ö	ű	1
Pu	7	ţi	00	te	er	ibi	V	>	10	JC	$\mathbf{e}$	>	ţ	61
Ď	A	nc	pr	In	110	at	A	20	ipt	S S	an	61	nc	$\mathcal{C}$
ate	A	po	10	ve	ĬŢ	ıη	17	$\mathcal{C}$	CL	ò	Р	$\tilde{C}$	po	9
Related Publications.	77	Introduction	Microprocessor Interface	Drive Interface	Controller Phases	Compatibility	82077AA PC/AT Solution	9	Description and Application	Theory of Operation .	Flat Panel Support Considerations	9	Introduction	WD90C61 Interface
$\approx$	82077AA CHMOS Single-Chip Floppy Disk Controller	II	2	$\Box$	$\circ$	$\circ$	$\infty$	WD90C20 VGA Controller	$\Box$	I	Ţ	WD90C61 VGA Dual Clock Generator	Ţ	
	òò													

t s

# About this Manual

installation procedures, instructions for using the system diagnostics, and a description of the principles of operation of the equipment. It is intended for use by trained service personnel, and does not provide This Service Manual provides specifications, removal and replacement procedures, optional equipment instruction on basic service knowledge or techniques such as soldering and electronic theory.

# Manual Organization

The information in this manual is organized as follows:

- specifications, and illustrates the main components and all connectors. - Provides a general product overview, lists System Description – Chapter 1
- Step-by-step procedures for product Removal and Replacement Procedures disassembly and assembly. Chapter 2
- Lists the available optional equipment and includes installation instructions. Optional Equipment -Chapter 3
- Provides instructions for the use of the system diagnostics. Diagnostics -Chapter 4
- Principles of Operation Describes the theory of operation. Chapter 5
- Schematics Provides a complete set of system schematics to be used in troubleshooting and in conjunction with Chapter 5. Appendix A
- Appendix B Parts List Lists the part numbers for all field-replaceable parts.
- Appendix C Reference Material Includes the following reference materials: IRQ Map, Memory Map, Acronym List, and a Units of Measure list.

# Related Manuals

The following publications contain related information:

Internal Modem User's Guide

MS-DOS User's Guide and Reference

Manuals for Microsoft Windows for Pen Computing

Manuals for PenPoint

Manuals for PenDOS

Instruction sheets for the Automotive Power Adapter, External Charger, and External Diskette Drive

User's Guides for the Pen Computer System

				•	
		•			
	•				
			•		
				·	
				·	
t					

#### Contents

General Description  Hardware Configuration and Specifications	
System Level	1 - 5
Subassembly Level	1 - 7
Case	2 .
	1 - 5
Infernal Power Supply	1-31 1-34
	1-37
1	1-39
Digitizer	1-4(
Environmental Specifications	1-4]
Regulatory and Safety Agency Information	1-41
Figures	
Figure 1 - 1. Pen Computer System	1 - 3
1 - 2.	1 - 5
1 - 3.	, 00 , 00
1 - 4.	1-10 1-13
1 - 3. System Board Collifector Locations	21-1 1-14
	1-15
1 - 8.	1-16 1-16
1 - 9.	1-17
Figure 1-10. Parallel Port Connector (CN4)	1-18
1-11.	1-19
1-12. DC/DC Power Supply Connector (SJ2)	$\frac{1-20}{2}$
1-13. HDD Connector (CN5)	1-21 :
1-14. HDD Cable Connector (System Board End)	121 25
Cable Connector (System Board End)	1-22 1-22
1-17. Control PCBA Connector (on Control PCBA)1-	1-23
1-18. Control PCBA Cable Connector (Control PCBA End)	1-23
Figure 1-19. Bridge Battery Connector (BA1)1-	1-24
1-20. Bridge Battery C	1-24
1-21. DC/AC Inverter Connector (SJ1)	1-25
1-22. DC/AC Inverter Cable Connector (System Board End)	57-1
Figure 1-24. Digitizer Connector (IP2)	1-27
1-25. Memory Expansion Board Connector (CN2)	1-28
1-26. Modem Connector (JP1 and JP3)	1-29
1-27.	1-30
Figure 1-28. HDD Connector (on HDD)	I-33

1-35 1-35 1-36 1-37 1-38 1-40	1 - 4 1 - 6 1 - 8 1 - 11 1 - 12 1 - 14 1 - 15 1 - 16 1 - 16		1-26 1-28 1-29 1-29 1-30 1-31 1-31 1-32 1-33 ments 1-35 ients 1-35	1-38 1-39 1-39 1-40 1-40
ut Connector t Connector Output Cable Connector	ollers	ignments  urd) Pin Assignment BA) Pin Assignment s s nts	splay Connector Pin Assignments r Connector Pin Assignments Connector Pin Assignments Connector Pin Assignments A Connector Pin Assignments A Connector Pin Assignments A Connector Pin Assignments Sk Drive Specifications ODC/DC) Power Supply Specifications (DC/DC) Power Supply Output Connector Pin Assignments (DC/DC) Power Supply Input Connector Pin Assignments (DC/DC) Power Supply Specifications (DC/DC) Power Supply Specifications (DC/DC) Power Supply Specifications	put Connector
utp pur cer)	n (System Level)	or Pin Assignments Connector Pin Assi ssignments tor (on System Boa tor (on Control PC tor Pin Assignment sctor Pin Assignment	or Pin Assignments  Assignments  Assignments  In Assignments  fications  Wiring  Ssignments  er Supply Specifica er Supply Input Cor (AC Adapter) Spe	(AC Adapter) Outh
HDD Cable Connector (HDD End) Internal (DC/DC) Power Supply Internal (DC/DC) Power Supply Output Connector Internal (DC/DC) Power Supply Input Connector External Power Supply (AC Adapter)	System Specifications  Hardware Configuration (System Level)  Case Specifications  Major System Board Functions  Integrated Peripheral Interfaces and Controllers  Internal Power Supply Input Connector Pin Assignments  Keyboard Connector Pin Assignments  Serial Port Connector Pin Assignments  FDD Connector Pin Assignments  Parallel Port Connector Pin Assignments	VGA Monitor Connector Pin Assignments  DC/DC Power Supply Connector Pin Assignments  HDD Connector Pin Assignments  Control PCBA Connector (on System Board) Pin Assignments  Control PCBA Connector (on Control PCBA) Pin Assignments  Bridge Battery Connector Pin Assignments  DC/AC Inverter Connector Pin Assignments	LCD Display Connector Pin Assignments  Digitizer Connector Pin Assignments  Memory Expansion Board Connectors Pin Assignments  Modem Connector Pin Assignments  PCMCIA Connector Pin Assignments  Hard Disk Drive Specifications  HDD Cable Pin-to-Pin Wiring  HDD Connector Pin Assignments  Internal (DC/DC) Power Supply Specifications  Internal (DC/DC) Power Supply Input Connector Pin Assignment External Power Supply Input Connector Pin Assignments  External Power Supply (AC Adapter) Specifications	External Power Supply (AC Adapter) Output Connector Pin Assignments  Display Specifications  LCD Display Connector Pin Assignments  Digitizer Specifications  Digitizer Control Board Connector Pin Assignments  Environmental Specifications
1-29. 1-30. 1-31. 1-32. 1-34. 1-35.	1-1. 1-2. 1-3. 1-5. 1-6. 1-9. 1-9.	1-11. 1-12. 1-13. 1-14. 1-15.	1-18. 1 1-20. 1 1-21. 1 1-22. 1 1-23. 1 1-24. 1 1-25. 1 1-26. 1 1-27. 1 1-28. 1	1-30. 1-31. 1-32. 1-32. 1-34. 1-34. 1-35. 1-35.
Figure Figure Figure Figure Figure Figure Figure	Table	Table Table Table Table Table Table Table	Table	Table 1 Table 1 Table 1 Table 1 Table 1 Table 1

# **General Description**

memory-expansion boards, 80 and 120 MB hard disk drives (in place of the standard 60 MB drive), an internal fax/data modem, an external 1.44 MB diskette drive, FLASH-ROM and SRAM memory cards, This service manual covers the pen computer system shown in Figure 1-1. The basic computer system is comprised of four units, the computer itself, the internal (removable) battery pack, the external AC adapter, and the pen. Optional equipment, such as 48 KB cache-memory expansion, 4 or 16 MB an automotive power adapter, an external battery charger, and extra battery packs are available separately.




Figure 1-1. Pen Computer System

configuration. The built-in LCD display is integrated with the digitizer that converts input from the PCMCIA/JEIDA-compliant memory-card receptacle that supports SRAM and FLASH-ROM memory This system uses the Intel 80386SL microprocessor, the Intel 82360SL integrated ISA-peripheral and VGA display controller, and includes 4 MB of DRAM and 16 KB of cache SRAM in its standard cards is built-in on the system board. The system's internal hardware configuration is shown in Figure power-management controller, an 82077AA floppy disk controller, and the Western Digital WD90C22 cordless pen to digital data. Pen activity is sensed by the digitizer's electromagnetic interface. 1-2, and specification for these components are provided in Table 1-2.

Standard peripheral devices are supported through the externally accessible serial and parallel ports. Other externally-accesible ports allow the user to connect AT- or PS/2-compatible keyboards (with 6-pin mini-DIN connectors), an analog VGA monitor, or the optional 1.44 MB external diskette drive. The externally accessible power-input connector can be used with the AC adapter provided with the unit or with the optional automotive power adapter. DC power provide by either adapter is converted to the proper operating voltages by the internal DC/DC power supply. Numerous power-conservation features are provided. The SETUP program included in the system BIOS ROM provides options that allow the user to select and configure the power-management timers. The system can be placed in Suspend mode at any time by pressing the Suspend/Resume switch with When implemented, the power-conservation features significantly extend the operating time normally provided by a fully charged battery pack. the pen tip.

Table 1-1. System Specifications

Item	Description
CPU	Intel 80386SL
System clock	20 MHz
RAM	4 MB DRAM standard, expandable to 8 or 20 MB
Memory cache	16 KB standard, expandable to 64 KB
Embedded interfaces	IDE hard disk drive, pen digitizer, modem, VGA monitor, keyboard, serial, parallel, memory card
Embedded controllers	Diskette drive, VGA monitor, keyboard
Built-in display	10-inch (diagonal), transmissive CCFT, edge-lit LCD; maximum resolution of 640 X 480 in 32 shades of gray; 10:1 contrast ratio
Memony-card interface	Accepts SRAM and FLASH-ROM memory cards (PCMCIA 1.0/JEIDA 3.0)
BIOS	Phoenix LAP386SL system BIOS (version 1.1) and Chips & Technologies VGA BIOS in one 128 KB EPROM
Internal DC/DC power supply	Input: + 17/+ 17.5 VDC Outputs: + 5VDC, - 5 VDC, + 12VDC, + 30 VDC, BATT+ (see page 1-34)
External power supply	AC Adapter: 100 – 250 VAC input (auto-sensed), 17.5 VDC @ 1.3 A (1.5 A max.) output Auto Adapter: 11 – 16 VDC input, 17 VDC output @ 1.7 A (max.)
Battery pack	Removable, internal, 20.4 Whr NiCd
Drive mount	One internal mount for 21/2-inch IDE hard disk drive
Drives	60 MB IDE hard disk drive 80 and 120 MB IDE hard disk drives 1.44 MB, 3½-inch diskette drive (optional**)

<sup>\*</sup> Single drive mount for 60, 80, or 120 MB IDE hard disk drive \*\* Diskette drive does not mount in unit — external diskette drive connects at FDD port

# Hardware Configuration and Specifications

### **System Level**

lists the main subassemblies and describes their main features. These subassemblies are described in Figure 1-2 shows the standard and optional internal system components and subassemblies. Table 1-2 greater detail in the next section.




Figure 1-2. Hardware Configuration

Table 1-2. Hardware Configuration (System Level)

Item	Main Features
System board	4 MB DRAM; BIOS ROM; Intel 80386SL & 82360SL; memory cache; IDE, modem,serial, parallel, and keyboard interfaces; memory-card interface and receptacle; FDD controller; VGA display controller
System memory	4 MB DRAM on system board, expandable to 8 or 20 MB using optional 4 or 16 MB memory expansion boards
Memory-cache	16 KB or 64 KB (factory option) SRAM on system board; cache controller included in 82360SL
Internal DC/DC power supply	Input: + 17/+ 17.5 VDC Outputs: + 5VDC, - 5 VDC, + 12VDC, + 30 VDC, BATT+ (see page 1-34)
Hard disk drive	21/2-inch; 60, 80, or 120 MB IDE (80 and 120 MB drives optional)
Bridge battery	Non-removable, internal, 0.36 Whr NiCd
Memory-card receptacle	Compatible with PCMCIA (ver. 1.0) and JEIDA (ver 3.0) specifications; Supports SRAM and FLASH-ROM memory cards
Serial port	Compatible with IBM implementation of RS-232-C specification; male DB-9 connector
Parallel port	Compatible with IBM implementation of Centronics parallel printer interface; female DB-25 connector
Keyboard port	Accepts AT- or PS/2-compatible keyboards with 6-pin mini-DIN connectors; female, 6-pin, mini-DIN connector
VGA monitor port	Standard analog VGA output (640 x 480 resolution in 16 colors); female DB-15 connector
Diskette drive port	Proprietary interface for optional external 31/2-inch, 1.44 MB diskette drive; female, 26-pin, D-subminiature connector
Modem interface	Proprietary interface for optional intemal data/fax modem (modem uses standard RJ-11 telephone input/output connectors

## Subassembly Level

The following major system subassemblies are described in this section:

- Case
- System board
- Mass storage devices
- Internal power supply
- External power supplies
- Display
- Digitizer (pen interface)

The description of each subassembly includes a table of specifications and, where applicable, illustrations and pin assignment tables of associated connectors.

#### Case

The case is comprised of five pieces: the front and back halves of the clamshell, and the three connector covers, as shown in Figure 1-3. The case specifications are listed in Table 1-3.




Figure 1-3. Case Components

Table 1-3. Case Specifications

Category	Description
Design	Notepad (clamshell)
is is in the second of	Clamshell: molded PC/ABS plastic (polycarbonate/acrylonitrile butadiene styerene)
Construction	Connector covers: molded thermoplastic polyurethane elastomer
Dimensions Width	11.5 inches (292.1 mm)
Height Depth	9.3 inches (236.2 mm) 1.5 inches (38.1 mm)
Weight (including battery pack)	5.40 lb. (2.432 kg)

### System Board

All components and circuitry that support common ISA (AT-compatible) functions are on the system board, which also includes the following additional peripheral support functions:

- Diskette drive controller
- IDE hard disk drive interface
- Serial and parallel ports
- Keyboard port
- Display controller (standard VGA)

Figure 1-4 shows the following system-board components:

- Intel 80386SL microprocessor (CPU and memory-controller subsystem)
- Intel 82360SL ISA subsystem controller (with integrated system power management)
- Western Digital WD90C20 VGA controller
- 82077AA FDD controller
- 4 MB DRAM (8 KM44C1000ALJ-8)
- 256 KB video RAM (2 511664-8)
- Numeric coprocessor socket (for Intel 80387SX)
- External connectors for: keyboard, VGA monitor, external FDD, parallel port, and serial port

Table 1-4 lists and describes the major functions on the system board. Figure 1-5, on page 1-13, shows the locations and functions of all main-system-board connectors.




Figure 1-4. System Board Components

Table 1-4. Major System Board Functions

Item	Description
Microprocessor	20 MHz Intel 80386SL (includes on-chip memory-controller subsystem)
Numeric coprocessor	20 MHz Intel 80387SX (optional)
DRAM	4 MB on eight 512 KB (1Mb x 4), fast page mode, KM44∪1000ALJ-8 (20-pin SOJ)
DRAM expansion	Expandable to 8 or 20 MB using 4 or 16 MB proprietary memory-expansion boards
Real-time clock	146818-compatible real-time clock/calendar with 128 bytes battery-backed CMOS RAM (part of 82360SL)
Keyboard controller	8042-compatible (part of 82360SL)
FDD controller	Intel 82077AA
Serial/Parallel port drivers	16450-compatible serial port driver; 8-bit bi-directional parallel port driver (part of 82360SL)
Memory-card interface	PCMCIA version 1.0 (JEIDA 3.0)-compatible; accepts SRAM and FLASH-ROM memory cards
VGA controller	Western Digital WD90C20
VGA RAMDAC	PS/2-compatible (part of WD90C20)

# Integrated Peripheral Interfaces

Table 1-5 lists and describes the peripheral interface and control functions that are embedded on the system board. The locations of the connectors for these interfaces are shown in Figure 1-5.

Table 1-5. Integrated Peripheral Interfaces and Controllers

	Function	Connector Type
Peripheral interfaces	Serial port Parallel port Keyboard interface Pen-digitzer interface Modem	9-pin D-shell, male 25-pin D-shell, female 6-pin mini-DIN, female 2–14-pin female headers 2–10-pin female headers
Peripheral controllers	Diskette drive controller VGA monitor controller	26-pin mini-Centronics 15-pin D-shell, female




Figure 1-5. System Board Connector Locations

## **System Connectors**

Figures 1-6 through 1-25 contain illustrations of each of the system's connectors shown in Figure 1-5. Tables 1-6 through 1-20 list the pin assignments for these connectors. Connectors on the hard disk drive, the internal power supply, the external power supply, the LCD display, and the digitizer are described with their respective components.




Figure 1-6. Internal Power Supply Input Connector

Table 1-6. Internal Power Supply Input Connector Pin Assignments

Pin *	Signal
4	VBATT
<b>E</b>	MODE
O	VMAIN
Q	GND

<sup>\*</sup> The pin designations in the table and illustration above (A, B, C, and D) are for illustration purposes only; these do not appear on the connector or the power supply.




Figure 1-7. Keyboard Connector (CN9)

Table 1-7. Keyboard Connector Pin Assignments

Pin	Signal
1	Data
2	NC
3	GND
4	+5V
5	CLK
9	NC




Figure 1-8. Serial Port Connector (CN7)

Table 1-8. Serial Port Connector Pin Assignments

Pin	Signal	Pin	Signal
٦	DCDA	9	DSRA
2	RXDA	7	RTSA
ဗ	TXDA	80	CTSA
4	DTRA	6	RIA
5	SGND		




Figure 1-9. FDD Connector (CN6)

Table 1-9. FDD Connector Pin Assignments

1 +5VFD 14 BSTEP 2 BINDEX 15 GND 3 +5VFD 16 BWRD/ 4 BDSO 17 GND 5 +5VFD 18 BWGA/ 6 BDSKCHG 19 GND 7 +5VFD 20 BTRKO 8 READY 21 GND 10 BMOTORON 23 GND 11 BDENSEL# 24 RDDAT 12 BDIR 25 GND 13 GND 26 BHSEL	Pin	Signal	Pin	Signal
BINDEX       15         + 5VFD       16         BDS0       17         + 5VFD       18         BDSKCHG       19         + 5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	-	+ 5VFD	14	BSTEP
+5VFD       16         BDS0       17         +5VFD       18         BDSKCHG       19         +5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	2	BINDEX	15	GND
BDS0       17         + 5VFD       18         BDSKCHG       19         + 5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	ო	+ 5VFD	16	BWRDATA
+ 5VFD       18         BDSKCHG       19         + 5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	4	BDS0		GND
BDSKCHG       19         + 5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	5	+ 5VFD	18	BWGATE
+ 5VFD       20         READY       21         BDS1       22         BMOTORON       23         BDENSEL#       24         BDIR       25         GND       26	9	врѕксна	19	GND
READY         21           BDS1         22           BMOTORON         23           BDENSEL#         24           BDIR         25           GND         26	2	+ 5VFD	20	втяко
BDS1         22           BMOTORON         23           BDENSEL#         24           BDIR         25           GND         26	8	READY	21	GND
BMOTORON 23 BDENSEL# 24 BDIR 25 GND 26	6	BDS1	22	BWP
BDENSEL# 24 BDIR 25 GND 26	10	BMOTORON	23	GND
BDIR 25 GND 26	11	BDENSEL#	24	RDDATA
GND 26	12	BDIR	25	GND
	13	GND	26	BHSEL




Figure 1-10. Parallel Port Connector (CN4)

Table 1-10. Parallel Port Connector Pin Assignments

Pin	Signal	Pin	Signal	Pin	Signal
	ALPTSTROBE#	10	ALPTACK#	19	PGND
2	ALPTD0	Ξ	ALPTBUSY	20	PGND
က	ALPTD1	12	ALPTPE	21	PGND
4	ALPTD2	13	ALPTSLCT	22	PGND
5	ALPTD3	14	AFD#	23	PGND
9	ALPTD4	15	ALPTERROR#	24	PGND
7	ALPTD5	16	ALPTINIT#	25	PGND
8	ALPTD6	17	SLCTIN#		
6	ALPTD7	18	PGND		

# Active low logic



Figure 1-11. VGA Monitor Connector (CN3)

Table 1-11. VGA Monitor Connector Pin Assignments

Pin	Signal	Pin	Signal
1	VGARed	6	Unused
2	VGAGreen	10	Unused
က	VGABlue	=	Unused
4	Unused	12	Unused
വ	CRTGND	13	VGAHSync
9	CRTGND	14	VGAVSync
7	CRTGND	15	Unused
ω	CRTGND		




Figure 1-12. DC/DC Power Supply Connector (SJ2)

Table 1-12. DC/DC Power Supply Connector Pin Assignments

-IN 32 -IN 32 -IN 32 -IN 32 -IN 32 -IN 32 -IN 32 -IN 32 -IN 34 -IN 34 -IN 35 -IN 36 -IN 36 -IN 36 -IN 37 -IN 38 -IN 38 -IN 39 -IN 39	Pin	Singal	Pin	Signal	Pin	Signal	Pin	Signal
+30V       17       AC-DC_IN       32         Unused       18       GND       33         -5V       20       GND       35         GND       21       IN       36         GND       21       IN       36         GND       22       Unused       37         GND       23       BATT+       39         GND       25       BATT+       40         + 12V       26       BATT+       41         GND       27       BATT+       42         + 12V       28       BATT+       42         + 12V       28       BATT+       43         GND       29       BATT+       44         GND       29       BATT+       44         GND       29       BATT+       44	-	+ 30V	16	GND	31	Unused	46	BATT_TEMP
Unused         18         GND         33           Unused         19         OUT         34           -5V         20         GND         35           GND         21         IN         36           Unused         22         Unused         37           GND         23         BATT+         39           GND         25         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	2	+ 30V	17	AC-DC_IN	32	Unused	47	POWER_DISABLE
Unused         19         OUT         34           -5V         20         GND         35           GND         21         IN         36           Unused         22         Unused         37           GND         23         BATT+         38           + 12V         24         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	က	Unused	18	GND	33	BATT-	48	BATT_RETURN
-5V         20         GND         35           GND         21         IN         36           Unused         22         Unused         37           GND         23         BATT+         38           + 12V         24         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         42           GND         27         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	4	Unused	19	OUT	34	BATT-	49	+ 5VSYS
GND         21         IN         36           Unused         22         Unused         37           GND         23         BATT+         38           + 12V         24         BATT+         40           GND         25         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	5	-5V	20	GND	35	BATT-	20	+ 5VSYS
Unused         22         Unused         37           GND         23         BATT+         38           + 12V         24         BATT+         40           + 12V         25         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	9	GND	21	<u>z</u>	36	BATT-	51	+ 5VSYS
GND         23         BATT+         38           + 12V         24         BATT+         39           GND         25         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	7	Unused	22	Unused	37	BATT-	52	+ 5VSYS
4 12V       24       BATT+       39         GND       25       BATT+       40         + 12V       26       BATT+       41         GND       27       BATT+       42         + 12V       28       BATT+       43         GND       29       BATT+       44         AC-DC_IN       30       BATT+       45	80	GND	23	BATT+	38	BATT-	53	+ 5VSYS
GND         25         BATT+         40           + 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	6	+ 12V	24	BATT+	39	BATT-	54	+ 5VSYS
+ 12V         26         BATT+         41           GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	10	GND	25	BATT+	40	BATT-	55	+ 5VSYS
GND         27         BATT+         42           + 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	11	+ 12V	56	ВАТТ+	41	BATT_IN_USE#	26	+ 5VSYS
+ 12V         28         BATT+         43           GND         29         BATT+         44           AC-DC_IN         30         BATT+         45	12	GND	27	BATT+	42	AMB_TEMP	22	+ 5VSYS
GND 29 BATT+ 44 AC-DC_IN 30 BATT+ 45	13	+ 12V	28	BATT+	43	BATTWARN#	58	+ 5VSYS
AC-DC_IN 30 BATT+ 45	14	GND	53	ВАТТ+	44	AMB_TEMP_RETURN	59	BATT_LOW_REAL#
	15	AC-DC_IN	30	BATT+	45	XBATTLOW#	09	SYSPWROFF1

<sup>#</sup> Active low logic




Figure 1-13. HDD Connector (CN5)

Table 1-13. HDD Connector Pin Assignments

Pin	Signal	Pin	Signal	Pin	Signal
-	RESET#	18	HD12	35	+ 5VHD
2	нр8	19	GND	36	HIOR#
က	GND	20	нБз	37	+ 5VHD
4	HD7	21	GND	38	IOCHRDY
2	GND	52	HD13	39	+ 5VHD
9	НДЭ	23	GND	40	HIOCS16#
7	GND	24	HD2	41	+ 5VHD
8	нДе	25	GND	42	HIRQ14
6	GND	56	HD14	43	+ 5VHD
9	HD10	27	GND	44	Unused
=	GND	28	HD1	45	HDLED#
12	HD5	59	+ 5VHD	46	HSA1
13	GND	30	HD15	47	HDCS1#
14	HD11	31	+ 5VHD	48	HSA2
15	GND	32	НДО	49	HDCS0#
16	HD4	33	+ 5VHD	20	HSA0
17	GND	34	HIOW#		

# Active low logic




Figure 1-14. HDD Cable Connector (System Board End)




Figure 1-15. Control PCBA Connector (CN8)

Table 1-14. Control PCBA Connector (on System Board) Pin Assignments

Pin	Signal	Pin	Signal
1	ногео	8	VLCD
7	BALOWLED	6	OUT
3	GND	10	Z
4	+ 5VSYS	=	SRBTN#
2	CCFTVR2	12	BATTLED
9	CCFTVR1	13	BRIDGEIN
7	VCONTRAST	14	BRIDGEOUT

# Active low logic




Figure 1-16. Control PCBA Cable Connector (System Board End)

Figure 1-17. Control PCBA Connector (on Control PCBA)

Table 1-15. Control PCBA Connector (on Control PCBA) Pin Assignments

Pin	Signal	Pin	Signal
1	ногер	8	VLCD
2	BALOWLED	6	ООТ
က	GND	10	<u>z</u>
4	+ 5VSYS	11	SRBTN#
5	CCFTVR2	12	ВАТТСЕD
9	CCFTVR1	13	BRIDGEIN
7	VCONTRAST	14	BRIDGEOUT

# Active low logic



Figure 1-18. Control PCBA Cable Connector (Control PCBA End)



Figure 1-19. Bridge Battery Connector (BA1)

Table 1-16. Bridge Battery Connector Pin Assignments

Signal	BRIDGEIN	GND
r E	1	2



Figure 1-20. Bridge Battery Cable Connector



Figure 1-21. DC/AC Inverter Connector (SJ1)

Table 1-17. DC/AC Invertor Connector Pin Assignments

Pin	Signal
-	CCFTDCIN
2	GND CCFTRTN
3	CCFTON/OFF
4	CCFTVR1
5	CCFTVR2



Figure 1-22. DC/AC Inverter Cable Connector (System Board End)




Figure 1-23. LCD Display Connector (CN1)

Table 1-18. LCD Display Connector Pin Assignments

Pin Signal	11 UD0	12 UD1	13 UD2	14 UD3	15 LD0	16 LD1	17 LD2	18 LD3	19 Unused	20 Unused
Signal	VCONTRAST	VEE	GND	VDD	VLCD ON	Unused	LCDXSCLK	LCDLP	LCDFR	LCDFP
Pin	-	~	က	4	5	9	7	ω	6	10




Figure 1-24. Digitizer Connector (JP2)

Table 1-19. Digitizer Connector Pin Assignments

Pin	Şignal	Pin	Signal
-	- 5V	15	WD7
2	- 5V	16	WD6
က	Unused	17	WD5
4	Unused	18	WD4
2	GND	19	WD3
9	GND	20	WD2
7	GND	21	WD1
8	+ 5V	22	WD0
6	+ 5V	23	BIRQ10
10	REFRESH#	24	PWRRESET#
=	BDIGICS#	25	Unused
12	IOR#	26	Unused
13	IOW#	27	Unused
14	SA1	28	Unused

<sup>#</sup> Active low logic





Figure 1-25. Memory Expansion Board Connector (CN2)

Table 1-20. Memory Expansion Board Connector Pin Assignments

Signal	MD8	MD7	MD9	MD12	MD10	MD13	MD11	MD14	РАВН	MD15	+ 5VMEM	GND	+ 5VMEM	GND	GND	GND	
Pin	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
Signal	M7	МЗ	PARL	+ 5VMEM	GND	+ 5VMEM	GND	M8	M9	МБо	M10	MD1	MD4	MD2	MD5	MD3	MD6
Pin	18	19	20	21	22	23	24	25	26	27	28	59	30	31	32	33	34
Signal	RAS#1	WLE#	RAS#2	WHE#	RAS#3	CASH#1	CASL#1	CASH#2	CASL#2	CASH#3	CASL#3	M4	MO	M5	M	M6	M2
Pin	-	2	က	4	2	9	7	8	6	10	11	12	13	14	15	16	17

<sup>#</sup> Active low logic



JP1

Figure 1-26. Modem Connector (JP1 and JP3)

Table 1-21. Modem Connector Pin Assignments

Connector JP3	Pin Signal	1 + 5V	2 COMBDSR#	3 COMBDCD#	4 RESETDRV	5 MODEM_AUDIO	6 GND	7 GND	8 Unused	9 – 5V	10 Unused
Connector JP1	Signal	COMBRXD	Unused	COMBDTR#	COMBCTS#	COMBTXD	COMBRTS#	MODEM_RI#	Unused	Unused	Unused
	Pin	1	2	က	4	5	9	2	8	6	10

# Active low logic




Figure 1-27. PCMCIA Connector (CN201)

Table 1-22. PCMCIA Connector Pin Assignments

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	GND	18	FLASHVPP	32	GND	25	FLASHVPP
2	PCD3	19	PA16	36	CD1#	53	PA22
ဗ	PCD4	20	PA15	37	PCD11	54	PA23
4	PCD5	21	PA12	38	PCD12	55	PA24
5	PCD6	22	PA7	39	PCD13	56	PA25
9	PCD7	23	PA6	40	PCD14	22	NO
2	CE1#	24	PAS	41	PCD15	58	NC
8	PA10	25	PA4	42	CE2#	59	NC
6	POE#	26	PA3	43	NC	09	NC
10	PA11	27	PA2	44	NC	61	REG#
11	PA9	28	PA1	45	NC	62	BVD2#
12	PA8	29	PA0	46	PA17	63	BVD1#
13	PA13	30	PCD0	47	PA18	64	РСД
14	PA14	31	PCD1	48	PA19	65	РСБ9
15	PWE#	32	PCD2	49	PA20	99	PCD10
16	RDY/BSY#	33	WP	20	PA21	29	CD2#
17	MCIAVCC	34	GND	51	MCIAVCC	68	GND

<sup>#</sup> Active low logic

#### Hard Disk Drive

The specifications for the standard 60 MB and the optional 80 MB and 120 MB hard disk drives are provided in Table 1-23.

Table 1-23. Hard Disk Drive Specifications

	60 MB*	80 MB	120 MB
	Conner CP2064/ Quantum Go•Drive 60	Quantum Go•Drive 80	Qua.:tum Go•Drive 120
Form factor	21/2-inch	21/2-inch	21/2-inch
Outer dimensions $(H \times W \times D)$	$.75 \times 2.75 \times 4.00$ inches/ $.61 \times 2.76 \times 4.00$ inches	.75 $\times$ 2.76 $\times$ 4.00 inches	.75 $\times$ 2.76 $\times$ 4.00 inches
Weight	7 oz. (198.6 grams)/ 6.2 oz. (176 grams)	6.2 oz. (176 grams)	6.2 oz. (176 grams)
Media capacity (Formatted)	64 MB/63 MB	86.3 MB	126.6 MB
Interface	IDE	IDE	IDE
Data encoding method	RLL 1,7	RLL 1,7	RLL 1,7
Interleave	1:1	1:1	1:1
Platters	2/1	2	2
Data surfaces, heads	4,4/2,2	4,4	4,4
Tracks per data surface	823/1097	870	1097
Track capacity (formatted)	19,456 bytes/ 28,715 bytes	24,799 bytes	28,851 bytes
Bytes per block	512	512	512
Blocks per track	38/56	48	56
Blocks per drive	125,096/123,113	168,470	247,323
Recording density	39,222 fci/56,688 bpi	48,371 bpi	56,688 bpi
Data transfer rate (to/from media)	1.5 MB per second/ 2.66 MB per second	2.25 MB per second	2.66 MB per second
Rotational speed (rpm)	3486/3600	3600	3600
Seek times (ms)	19/19 (17 typical)	19	19 (17 typical)

<sup>\*</sup> Separate specifications are given for the Conner and Quantum 60 MB drives only when they differ.

#### System Description

The HDD cable does not have straight-through connections. Table 1-24 provides the pin-to-pin wiring of the cable. Table 1-13 gives the pin assignments for the cable.

1-25 gives the pin assignments for the drive end of the cable.

Table 1-24. HDD Cable Pin-to-Pin Wiring

Pins on the Drive Side of the Cable	Pins on the System Board Side of the Cable	Pins on the Drive Side of the Cable	Pins on the System Board Side of the Cable
	-	23	34
	က	24	25
	4	25	36
	2	56	27
	8	27	38
9	9	28	1
7	12	29	29
8	10	30	13
6	16	31	42
10	14	32	40
1	20	33	46
12	18	34	44
13	24	35	50
14	22	36	48
15	28	37	49
16	26	38	47
17	32	39	45
18	30	40	15
19	19	41	41
20	20	42	31
21	21	43	17
22	23	44	ı




Figure 1-28. HDD Connector (on HDD)

Table 1-25. HDD Connector Pin Assignments

					i
ī	Signal	ב	Signal	Z L	Signal
1	RESET#	16	HD14	31	HIRQ14
2	GND	17	НБО	32	HIOCS16#
က	HD7	18	HD15	33	HSA1
4	HD8	19	GND	34	PDIAG#
S.	НД6	20	Key	35	HSA0
9	НД9	21	Reserved	36	HSA2
7	HD5	22	GND	37	HDCS0#
ω	HD10	23	#MOIH	38	HDCS1#
ര	HD4	24	GND	39	HDLED#
10	HD11	25	HIOR#	40	GND
=	HD3	26	GND	41	+ 5VHD
12	HD12	27	IOCHRDY	42	+ 5VHD
13	HD2	28	Reserved	43	GND
14	HD13	29	Reserved	44	Reserved
15	HD1	30	GND		

# Active low logic




Figure 1-29. HDD Cable Connector (HDD End)

#### System Description

### Internal Power Supply

Specifications for the internal DC/DC power supply, which is shown in Figure 1-30, are provided in Table 1-26.




Figure 1-30. Internal (DC/DC) Power Supply

Table 1-26. Internal (DC/DC) Power Supply Specifications

Function	Description
Input voltage	16.4 – 17 ∀DC (from automotive or AC Adapter)
Output voltages	+ 5 VDC, 5 VDC, + 12 VDC, + 30 VDC
Signals	ВАТТ+ *
Input connector	4 pin mini-DIN
Battery pack	Removable 20.4 Whr NiCd battery pack

<sup>\*</sup> BATT+ is bidirectional and is both a signal and an output. When the external power supply (AC adapter or automotive adapter) is connected and a battery pack is inserted, BATT+ is an output that is used to charge the battery pack. The voltage level (+ 10 to + 16.5 VDC) varies with the state of the battery. When no external power supply is connected, BATT+ is a DC voltage level input signal from the battery pack that indicates the current state of the battery pack.

The internal (DC/DC) power supply output and input connectors are shown in Figures 1-31 and 1-32, respectively. The pin assignments for these connectors are provided in Tables 1-27 and 1-28.




Figure 1-31. Internal (DC/DC) Power Supply Output Connector

Table 1-27. Internal (DC/DC) Power Supply Output Connector Pin Assignments

Pin	Singal	Pin	Signal	Pin	Signal	Pin	Signal
-	+ 30V	16	GND	31	Unused	46	BATT_TEMP
2	+ 30V	17	AC-DC_IN	32	Unused	47	POWER_DISABLE
ო	Onused	18	GND	33	ВАТТ-	48	BATT_RETURN
4	Duused	19	OUT	34	ВАТТ-	49	+ 5VSYS
5	- 5V	20	GND	35	ВАТТ-	20	+ 5VSYS
9	GND	21	<u>z</u>	36	ВАТТ-	51	+ 5VSYS
7	Onused	22	Unused	37	ВАТТ-	52	+ 5VSYS
<b>&amp;</b>	GND	23	ВАТТ+	38	ВАТТ-	53	+ 5VSYS
6	+ 12V	24	ВАТТ+	39	ВАТТ-	54	+ 5VSYS
10	GND	25	ВАТТ+	40	ВАТТ-	55	+ 5VSYS
7	+ 12V	26	BATT+	41	BATT_IN_USE#	99	+ 5VSYS
12	GND	27	BATT+	42	AMB_TEMP	25	+ 5VSYS
13	+ 12V	28	BATT+	43	BATTWARN#	28	+ 5VSYS
14	GND	29	ВАТТ+	44	AMB_TEMP_RETURN	59	BATT_LOW_PEAL#
15	AC-DC_IN	30	ВАТТ+	45	XBATTLOW#	9	SYSPWROFF1

<sup>#</sup> Active low logic




Figure 1-32. Internal (DC/DC) Power Supply Input Connector

Table 1-28. Internal (DC/DC) Power Supply Input Connector Pin Assignments

*	Signal VBATT MODE VMAIN
ב	GIND

<sup>\*</sup> The pin designations in the table and illustration above (A, B, C, and D) are for illustration purposes only; these do not appear on the connector or the power supply.

### External Power Supply

Specifications for the external power supply (AC adapter), which is shown in Figure 1-33, are provided in Table 1-29.




Figure 1-33. External Power Supply (AC Adapter)

Table 1-29. External Power Supply (AC Adapter) Specifications

Function	Description
Input voltage	99 – 121 VAC, 216 – 264 VAC
Input frequency	47 – 63 Hz
Input sensing	Automatic
Output	16.4 – 17 VDC




Figure 1-34. External Power Supply (AC Adapter) Output Cable Connector

Table 1-30. External Power Supply (AC Adapter) Output Connector Pin Assignments

Signal				
	VBATT	MODE	VMAIN	GND
Pin *	٧	8	O	۵

<sup>\*</sup> The pin designations in the table and illustration above (A, B, C, and D) are for illustration purposes only; these do not appear on the connector or the power supply.

#### Display

Table 1-31 gives the specifications of the LCD and Table 1-32 gives the pin assignments for the LCD connector.

Table 1-31. Display Specifications

Function	Description
Туре	10-inch diagonal (9.5-inch active area), black and white FSTN liquid-crystal display non-glare surface VGA-compatible (640 × 480 ); 10:1 contrast ratio; CCFT sidelit; 32-shade gray scale
Writing surface	1.1 mm coated glass above LCD surface
Power	5 VDC, 12 VDC, 32 VDC, 800 - 1200 VAC @ 30 KHz

Table 1-32. LCD Display Connector Pin Assignments

Pin	Signal	Pin	Signal
-	VCONTRAST	11	UDO
2	VEE	12	UD1
က	GND	13	UD2
4	VDD	14	UD3
5	VLCD ON	15	LD0
9	Unused	16	LD1
7	LCDXSCLK	11	LD2
8	LCDLP	18	LD3
6	LCDFR	19	Unused
10	LCDFP	20	Unused

#### System Description

#### Digitizer

Table 1-32 gives the specifications of the digitizer and Table 1-33 gives the pin assignments for the digitizer connector.

Table 1-33. Digitizer Specifications

Function	Description
Туре	Custom PCBA
Mounting	Below LCD




Figure 1-35. Digitizer Control Board Connector

Table 1-34. Digitizer Control Board Connector Pin Assignments

Signal	WD7	WD6	WD5	WD4	WD3	WD2	WD1	WD0	BIRQ10	PWRRESET#	Unused	Unused	Unused	Unused
Pin	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Signal	-5V	-5V	Unused	Unused	GND	GND	GND	+ 5V	+ 5V	REFRESH#	BDIGICS#	IOR#	#MOI	SA1
Pin	-	2	င	4	5	9	7	80	6	10	11	12	13	14

<sup>#</sup> Active low logic

# **Environmental Specifications**

Table 1-35. Environmental Specifications

Environmental Condition	Operating	Non-Operating	Transportation
Temperature	0° C to 40° C	– 20° C to 60° C	n/a
Humidity (non-condensing)	10% to 80%	10% to 80%	n/a
Temperature cycling	48 hours, cycling 4 hours maximum and minimum, temperature 1° C/minute 10 cycles, 2 hours maximum	2 hours minimum, temperature 2° C/ minute	n/a
Vibration	0.5 G, 5 - 100 Hz 3 axes, 1 hour	1 G, 5 - 100 Hz 3 axes, 1 hour	2 G, 10 - 200 Hz 3 axes, random
Shock	5 G	50 G	n/a
Altitude (HDD)	10,000 ft. ASL	40,000 ft. ASL	40,000 ft. ASL

# Regulatory and Safety Agency Information

CISPR PUB.22 Class B

CSA

PART 15, CLASS B

FCC

IEC 950

TUV

NT.

871 Class B self-certification

VDE

•		

2. Removal and Replacement Procedures

•		

## Removal and Replacement Procedures 2

#### Contents

Introduction
Case Removal
Case Replacement
Hard Disk Drive Removal
Hard Disk Drive Replacement
DC/DC Power Supply Removal
DC/DC Power Supply Replacement
DC/AC Inverter Removal
DC/AC Inverter Replacement
Bridge Battery Removal
Bridge Battery Replacement
System Board Removal2-12
System Board Replacement
Control PCBA Removal
Control PCBA Replacement
Screen/Digitizer Subassembly Removal
Screen/Digitizer Subassembly Replacement

#### Figures

Figure 2 - 1.	Figure 2 - 1. The Case Front Retaining Screws
Figure 2 - 2.	Figure 2 - 2. Releasing the Case Front
Figure 2 - 3.	Figure 2 - 3. Removing the Case Front
Figure 2 - 4.	Figure 2 - 4. Removing and Replacing the Case Back
Figure 2 - 5.	Figure 2 - 5. Removing and Replacing the Hard Disk Drive
Figure 2 - 6.	Figure 2 - 6. Removing and Replacing the DC/DC Power Supply
Figure 2 - 7.	Figure 2 - 7. Removing and Replacing the DC/AC Inverter
Figure 2 - 8.	Figure 2 - 8. Removing and Replacing the Bridge Battery
Figure 2 - 9.	Figure 2 - 9. Removing and Replacing the System Board
Figure 2-10.	Figure 2-10. Connecting or Disconnecting the Control PCBA Cable 2-14
Figure 2-11.	Figure 2-11. Removing and Replacing the Control PCBA
Figure 2-12.	Figure 2-12. Connecting or Disconnecting
	the LCD Cable and the Digitizer Control Board
Figure 2-13	Figure 2-13 Removing and Replacing the Screen/Digitizer Subassembly

•		•	

#### Introduction

example, in all procedures for removing internal components, the procedure for removing the case is components and subsystems are provided in this chapter. To avoid repeating instructions that exist in earlier procedures, some procedures are referenced from within others. For computer's field-replaceable and/or referenced as the first step to avoid repeating the case-removal instructions. of the pen and replacing all for removing field-repairable

All of the procedures are organized in sets of two, with the replacement procedure for a component or subsystem immediately following the removal procedure. Procedures for removing components or subsystems that are not serviceable in the field are not provided. For example, there is a procedure for removing the pen-digitizer/LCD-display subassembly, but there is no procedure for separating the LCD display from the digitizer, since these components are available as a complete subassembly only.

#### CAUTION

Always use static-dissipating equipment, such as anti-static mats and wrist straps, when Some components of the pen computer are subject to damage from electrostatic discharge. disassembling the computer and handling components, cables, and other subassemblies.

#### Case Removal

#### CAUTION

If the work surface where you will disassemble the computer has a hard surface that could scratch the computer's case, cover it with something that will cushion the computer, such as an anti-static rubber mat or a piece of anti-static packaging.

- Remove the battery-compartment door, remove the battery pack, and remove the pen from its storage slot.
- Place the computer on your work surface with the screen facing down and the I/O-connector covers facing you. 4
- Remove the three screws at the I/O-connector end of the computer. These screws hold the front and back halves of the case together (see Figure 2-1). 3
- 4. Open all three I/O-connector covers.
- 5. Place the computer in your lap with the screen facing you and the I/O-connector end facing up.
- Using only your fingers, gently pry the two halves of the case apart approximately 1/8-inch at the I/O-connector end, and carefully remove the three I/O-connector covers. 6.
- Keeping the computer in your lap, turn it around so the screen is facing away from you and the I/O-connector end is facing up. 7
- Using both thumbs, carefully pry the center portion of the front half of the case (the half that frames the screen) up until you feel it snap past the catch on the edge of the chassis (see Figure œ
- Place the computer back on your work surface with the screen facing up. 9
- Lift the front of the case at the I/O-connector end until it is perpendicular to the chassis, lift it off, and place it aside (see Figure 2-3). 10.

## Removal and Replacement Procedures




Figure 2-1. The Case Front Retaining Screws




Figure 2-2. Releasing the Case Front



Figure 2-3. Removing the Case Front

### 2-4 Pen Computer Service Manual

- 11. Place the computer on your work surface with the screen facing down and the I/O connectors facing your body.
- Remove the screw that attaches the back half of the case to the computer chassis (see Figure 2-4).




Figure 2-4. Removing and Replacing the Case Back

- 13. Lift the far end of the case back (the end opposite the I/O connectors) up slightly, and slide the case back towards you until the I/O connectors are free of their openings.
- 14. Lift the back of the case off the chassis, and place it aside.

### Case Replacement

- 1. Place the computer chassis on your work surface with the screen facing down and the I/O-connector end facing your body.
- Position the back half of the case over the chassis so that the I/O connectors pass through the connector openings in the case back, and lower it fully onto the chassis. તં
- Insert the screw that attaches the case back to the chassis (see Figure 2-4). <del>ن</del>
- 4. Turn the computer over so the screen is facing up.
- Slide the contrast and brightness controls all the way toward the DC/AC inverter, and check the power switch to be sure it is off (switch actuator towards the DC/AC inverter). Ś
- the five sets of tabs on the edge of the case front are in the slots in the edge of the case back (the Position the case front so it is perpendicular to the chassis, and place it against the case back so tabs and slots are on the edges opposite the connector openings). 6
- Slide the power, contrast, and brightness buttons all the way toward the pen storage slot. ۲.
- Pivot the case front down until it touches the chassis, and press down on the center of the I/O-connector edge of the case front until it latches. œ
- Spread the case halves slightly, and insert the three connector covers in their slots. 6
- Replace the three screws at the I/O-connector end of the computer (see Figure 2-1). 10.
- Inspect the joint where the two halves of the case fit together on all four sides of the computer to be sure the case is properly reassembled. Press the halves of the case together to latch them fully and to eliminate any gaps that remain. 11.

# Hard Disk Drive Removal

- 1. Remove the case (see page 2-3).
- Place the computer on your work surface with the screen facing down and the I/O connectors facing your body.
- Disconnect the HDD (hard disk drive) cable from the connector on the system board (CN5) by gently lifting the end of the cable while pressing down on the system board (see Figure 2-5).




Figure 2-5. Removing and Replacing the Hard Disk Drive

- Grasp the HDD retaining bracket by the raised edges with one hand while gently pressing either side of the plastic HDD mounting cavity away from the drive with the other hand.
- When the retainer on the side wall of the drive cavity is clear of the retaining bracket, lift the drive out of the cavity, and place it on your work surface. i

#### NOTE

If you do not intend to replace or service the existing hard disk drive, do not perform steps six through eight.

- Remove the four screws that attach the HDD retaining bracket to the drive. 9
- 7. Lift the retaining bracket off the drive and place it aside.
- 8. Disconnect the hard HDD from the drive by pulling it away from the connector end of the drive.

### 2-6 Pen Computer Service Manual

# Hard Disk Drive Replacement

- 1. Place the hard disk drive on you work surface with the circuit board facing up.
- Place the HDD retaining bracket on top of the drive so the raised edges are pointing up and the holes in the bracket are aligned with the threaded holes in the drive frame (see Figure 2-5).
- Insert a screw in each of the four holes in the drive bracket, and tighten the screws.
- Position the HDD cable so the horizontal connector is aligned with the connector on the hard disk narrower than the one on the drive. When these connectors are properly aligned, the four pins at drive and the vertical connector is pointing down. Note that the connector on the cable is the left end of the drive connector (as shown in Figure 2-5) are exposed.
- 5. Connect the HDD cable to the drive.
- Place the computer chassis (with the case removed) on your work surface with the screen facing down and the I/O connectors facing your body.
- Position the drive over the mounting cavity with the connector end facing the I/O-connector end of the system board. 7
- **8.** Lower the drive into the drive cavity.
- ends of the retaining bracket. If they haven't, be sure the drive is properly aligned and all the way Inspect the retaining tabs on the drive cavity side walls to be sure they have snapped over the down in the mounting cavity. 6
- Align the connector on the free end of the HDD cable with the connector on the system board (CN5), and press down on the end of the cable above the connector until it is fully inserted. 10.
- 11. Replace the case (see page 2-5).

# DC/DC Power Supply Removal

- 1. Remove the case (see page 2-3).
- 2. Place the computer on your work surface with the screen facing down and the I/O connectors facing your body.
- Remove the two power-supply retaining screws (see Figure 2-6).




Figure 2-6. Removing and Replacing the DC/DC Power Supply

4. Lift the power supply straight up to disconnect it and remove it from the computer.

# DC/DC Power Supply Replacement

- 1. Place the computer (with the case removed) on you work surface with the screen facing down and the I/O connectors facing your body.
- Position the DC/DC power supply over the computer so the power-input connector is facing you and the circuit board is facing up (see Figure 2-6). 5.
- threaded mounting posts on the computer chassis. Make sure the power-supply connector on the underside of the power supply is aligned with the power-supply connector on the system board Align the two mounting holes in the left side of the power-supply circuit board with the two (SJ2), and press down until the connectors are fully mated. က်
- Insert a screw in each of the two power-supply mounting holes and tighten the screws. 4.
- 5. Replace the case (see page 2-5).

## DC/AC Inverter Removal

- 1. Remove the case (see page 2-3)
- 2. Place the computer on your work surface with the screen facing down.
- 3. Disconnect the CCFT connector at the left end of the inverter (as shown in Figure 2-7).




Figure 2-7. Removing and Replacing the DC/AC Inverter

- 4. Disconnect the inverter input cable from connector SJ1 on the system board.
- Carefully pull the inverter assembly away from the chassis to detach the two-sided tape that attaches it Ś

#### CAUTION

Do not twist or turn the inverter when removing it. Keep the inverter parallel to the chassis until the tape is completely detached to avoid breaking the alignment post on the side of the chassis. Figure - shows the notch in the inverter that the alignment post fits into.

- 6. Remove any residual adhesive from the two-sided tape from the outside surface of the chassis.
- 7. Disconnect the input cable from the inverter by pulling it straight out of the end of the assembly.

# DC/AC Inverter Replacement

- 1. Insert either end of the DC/AC inverter input cable into the connector on the right end of the inverter, as shown in Figure 2-7.
- 2. Remove the paper covering from the two-sided tape on the inverter.
- 3. Place the computer on your work surface with the screen facing down.
- 4. Make sure there is no residual adhesive left on the chassis from the tape on the old inverter.
- 5. Position the inverter as shown in Figure 2-7, orient it so the alignment post on the chassis fits into the notch at the bottom edge of the inverter shielding, and press the inverter firmly against the side of the chassis.
- Insert the connector on the free end of the inverter input cable into connector SJ1 on the system 9
- 7. Insert the 2-pin connector on the CCFT cable into the connector at the left end of the inverter.
- 8. Replace the case (see page 2-5).

## **Bridge Battery Removal**

- 1. Remove the case (see page 2-3).
- 2. Place the computer on your work surface with the screen facing down.
- 3. Disconnect the bridge-battery cable from connector BA1 on the system board (see Figure 2-8).




Figure 2-8. Removing and Replacing the Bridge Battery

- 4. Carefully pull the bridge battery away from the chassis to detach the double-sided tape that attaches it.
- Remove any residual adhesive from the tape that attached the battery to the chassis.

# **Bridge Battery Replacement**

- 1. Remove the paper covering from the two-sided tape on the new bridge battery.
- 2. Place the computer on your work surface with the screen facing down.
- 3. Make sure there is no residual adhesive left on the chassis from the tape on the old bridge battery.
- Position the bridge battery as shown in Figure 2-8, align it with the DC/AC inverter (the battery should be centered vertically on the side of the chassis to avoid interference with the case when reassembling the computer), and press it firmly against the side of the chassis.
- Insert the 2-pin connector on the end of the bridge battery cable into connector BA1 on the system board. 'n
- 6. Replace the case (see page 2-5).

### **System Board Removal**

- 1. Remove the case (see page 2-3).
- 2. Remove the DC/DC power supply (see page 2-8).
- 3. Remove the hard disk drive (see page 2-6).
- If the optional fax/data modem is installed, remove it by pulling it straight up from the system board. Wrap the modem in anti-static packaging material, and place it aside (for additional information, see page 3-4).
- straight up from the system board. Wrap the memory board in anti-static packaging material, and If either of the optional memory-expansion boards is installed, remove the board by pulling it place it aside (for additional information, see page 3-5). ś
- Disconnect the following cables from the system board (see Figure 2-9): 6

DC/AC inverter input cable (SJ1) LCD display cable (CN1) Digitizer cable/control board (JP2) Bridge battery cable (BA1) Control PCBA cable (CN8)




Figure 2-9. Removing and Replacing the System Board

- 7. Remove the two screws that attach the system board to the chassis.
- 8. Lift the system board off the chassis.

#### CAUTION

If you won't be working with the system board immediately, place it in anti-static packaging to prevent damage from static discharge.

# System Board Replacement

- 1. Place the computer chassis on your work surface with the screen facing down and the DC/AC inverter facing your body, as shown in Figure 2-9.
- Position the system board over the chassis with the battery-contact side facing up and the I/O connectors facing away from you.
- threaded mounting posts on the chassis. Be careful not to trap any of the cables from the control Lower the system board into position so that the mounting holes in the board line up with the PCBA, the DC/AC inverter, the bridge battery, the LCD display, or the digitizer between the system board and the chassis. 3
- Align the system board so the threaded holes in the mounting posts are visible through the mounting holes in the board. 4.
- 5. Insert a screw in each of the two mounting holes shown in Figure 2-9, and tighten the screws.
- Insert the connectors on the following cables in their corresponding connectors on the system board: **ن**

```
Digitizer cable/control board (JP2)
DC/AC inverter input cable (SJ1)
                                                                                                                                    Control PCBA cable (CN8)
                                                                                                 Bridge battery cable (BA1)
                                    LCD display cable (CN1)
```

- 7. If either of the optional memory-expansion boards was previously installed, replace the board (see page 3-4).
- If the optional fax/data modern was installed, replace it (see see page 3-5). œ
- Replace the hard disk drive (see page 2-7).
- 10. Replace the DC/DC power supply (see page 2-8).
- 11. Replace the case (see page 2-5).

### **Control PCBA Removal**

#### CAUTION

While it is possible to remove the control PCBA without removing the DC/DC power supply Since there is very little slack in the control PCBA cable, it is difficult to disconnect it from and disconnecting the control PCBA cable from the system board, this is not recommended. the control PCBA without damaging the cable, the control PCBA, or one of the connectors.

- 1. Remove the case (see page 2-3).
- 2. Remove the DC/DC power supply (see page 2-8).
- Place the computer chassis on your work surface with the screen facing down and the I/O connectors facing your body.
- Disconnect the control PCBA cable from connector CN8 on the system board (see Figure 2-10). 4




Figure 2-10. Connecting or Disconnecting the Control PCBA Cable

- Turn the computer over so the screen is facing up and the control PCBA is on your right, as shown in Figure 2-11. vi
- Remove control PCBA retaining screw (at the end of the control PCBA closest to you). ٠.
- approximately 1/2-inch to disengage the slot in the far end of the board from the mounting clip on Lift the near end of the control PCBA up approximately 1/2-inch, and pull the board toward you the chassis. 7
- Guide the cable through its opening as you lift the control PCBA clear of chassis. œ
- Carefully disconnect the cable from the control PCBA by pulling it away from the board, as shown in Figure 2-11. 6

### 2-14 Pen Computer Service Manual




Figure 2-11. Removing and Replacing the Control PCBA

#### NOTE

The power switch, the contrast and brightness potentiometers, and the Suspend/Resume switch can be replaced separately. Use standard soldering techniques to remove and replace these components.

## **Control PCBA Replacement**

- 1. Place the computer chassis on your work surface with the screen facing up and the LCD and digitizer ribbon cables at the left side.
- 2. Connect the control PCBA cable to the control PCBA as shown in Figure 2-11.
- 3. Insert the free end of the control PCBA cable through the opening in the chassis at the edge of the LCD-display frame. The long lead from the display backlight (CCFT) should be between the control PCBA cable and the display frame.
- chassis so that the notch in end of the board fits around the vertical locating post (see Figure 2-11). Insert the far end of the control PCBA (the power-switch end) under the retaining tab on the 4
- Lower the near end of the control PCBA (guide the cable through the opening in the chassis) until the board is resting on the front mounting post. The rectangular extension at the top of the mounting post should fit into the end of the notch in the board. 'n
- Insert the retaining screw through the gap between the mounting post extension and the inner end of the notch, and tighten the screw. 9
- 7. Turn the computer over so the screen is facing down and the I/O connectors are facing your body.
- Connect the free end of the control PCBA cable to CN8 on the system board (see Figure 2-10).
- 9. Replace the DC/DC power supply (see page 2-8).
- 10. Replace the case (see page 2-5).

# Screen/Digitizer Subassembly Removal

- 1. Remove the case (see page 2-3).
- 2. Place the computer on your work surface with the screen facing down and the I/O connectors facing away from your body.

#### NOTE

If the optional fax/data modem and/or one of the optional memory-expansion boards is installed, remove these options from the computer before performing steps  $\hat{z}$  and 4 to provide additional working space. 3. Disconnect the LCD display cable from connector CN1 on the system board (see Figure 2-12).




Figure 2-12. Connecting or Disconnecting the LCD Cable and the Digitizer Control Board

- Disconnect the digitizer control board from connector JP2 by carefully pulling it straight up from the system board. Work carefully to avoid bending any of the pins on the control board or overstressing the attached ribbon cable. 4.
- Disconnect the ribbon cable from the connector on the digitizer control board, and place the control board aside. vi
- Remove the screw that attaches the screen/digitizer subassembly to the chassis, as shown in 9
- Lift the near end of the chassis approximately 1/2-inch, and slide the chassis away from you until it disengages from the clips at the far edge. Place the chassis (with the system board and other components attached) aside. 7

#### NOTES

The screen, the backlight, and the digitizer assembly are not field repairable, and the individual components of this subassembly are not replaceable separately. To remove only the digitizer control board, perform steps 1, 2, 4, and 5 of the above procedure.

## Removal and Replacement Procedures




Figure 2-13. Removing and Replacing the Screen/Digitizer Subassembly

# Screen/Digitizer Subassembly Replacement

- 1. Place the screen/digitizer subassembly on your work surface with the screen facing down and the ribbon cables at your left.
- Position the chassis over the screen/digitizer subassembly with the system board facing up and the I/O connectors facing away from your body, as shown in Figure 2-13. ri
- Tilt the far edge of the chassis down slightly, allow it to rest on the far edge of the screen/digitizer subassembly, and slide the chassis towards you so the clips on the far edge of the chassis engage the edge of the screen/digitizer subassembly. 6
- 4. Lower the near edge of the chassis until it is resting on the screen/digitizer subassembly
- 5. Insert and tighten the retaining screw, (see Figure 2-13).
- 6. Connect the ribbon cable from the digitizer to the digitizer control board.
- connector JP2 on the system board. Check the positions of all the pins on the control board before Turn the chassis over, and carefully position the digitizer control board over the two halves of pressing down on the board to connect it. Refer to Figure 2-12

#### NOTE

The digitizer ribbon cable should pass under the control board (see Figure 2-12).

- Connect the ribbon cable from the LCD display to connector CN1 on the system board.
- 9. If you removed a fax/data modem and/or a memory-expansion board for better access to the digitizer control board and the LCD cable, replace these items now.
- 10. Replace the case (see page 2-5).

## 2-18 Pen Computer Service Manual

## 3. Optional Equipment

	,		•	
•				
			•	

## 3 Optional Equipment

#### Contents

ì	ر س	1	1	3 - (	1	3-,				
$\omega$	m	33	$\omega$		3			$\omega$ $\omega$ $\omega$		$\epsilon$
		:	:	:	:	:		: : :		:
:		:	:	:	•					:
:		:	:	:	:	:				:
:		•	:	:	:	•				:
:	•	:	:	:	:	:				:
:	:	:	•	:	:					
:		:	:	:	:	:		:_: :		:
:		:		:	:	:		: brd :		:
	•	•	•	•	•	•				
			•			:		n E		:
		:	:	:	:	:		. ioi		:
:		:	:	:	:	:		ns oc		:
	:	:	:	:	:			ode pa		:
	:	:	:	:	:	:		C EX		:
:	•	:	:	:	:	•		1. 7 J		
:		:	:	:	:	•		na 101		:
:	•	:	:	:	:	:		en en		:
:		•	:		:	:		$\Xi \boxtimes \bar{Z}$		:
		:	:	:	:	:		he he		:
:		:						# # # #		:
:		:	ior		:	:		. <u>H</u> . H . H		:
•		•	at	va	_	:		8 8 8		<b>3</b> ‡
			all	no	ior					<u> </u>
		•	nst	er	lat	Va		R R		nd
	:	:	1 I	1 K	tal	100		ק ק		<u>m</u>
	:	:	ar	ar	ns	Şe		ਰ ਰ ਰ		$\Xi$
:	:	:	$B_0$	Bo	rI	T.		90 10 10 10		al
		:	n]	u	089	089				On
ns	io	11	sio	sio	Ses	Ses		ista ista ista		pti
.0	la	Ν	ans	ans	Ĩ,	ĩ		日日日		0
Available Options	Modem Installation	Modem Removal	Memory Expansion Board Installation	Memory Expansion Board Removal	Numeric Coprocessor Installation	Numeric Coprocessor Removal		Figure 3 - 1. Installing and Removing the Internal Modem		Table 3 - 1. Optional Equipment
)	Ins	Re	山	田	$\mathcal{O}$	C	5	1 1 1		
19	В	Ε	Š	Š	ric.	ric	ë	$\alpha$	S	S
113	de	de	nc	nc	ne	ne	7	ure	le	e
Va	100	100	ſе	ſе	Im	lur	50	. <u>5</u> 0 . <u>5</u> 0 . <u>5</u> 0	9	$\dot{a}$
$\forall$	2	2	2	2	4	_	Figures	HHH	Tables	I
							1			

,		•	

### **Available Options**

Table 3-1 lists the options available for the pen computer system. Procedures for installing all internal options follow the table.

#### CAUTION

Always use static-electricity protection, such as static-dissipating mats and wrist straps, when handling the computer's components and internal options.

Table 3-1. Optional Equipment

Item	Description
Fax/Data Modem	Combined 9600 bps send/receive fax and 2400 bps data internal modem
4 MB Memory Board	Plug-in memory board provides an additional 4 MB RAM for a total of 8 MB
16 MB Memory Board	Plug-in memory board provides an additional 16 MB RAM for a total of 20 MB
Numeric Coprocessor	Socket on system board accepts Intel 80387SX (or compatible) coprocessor
	NOTE
The following options	The following options do not require installation:
External Battery Charger	The external charger allows the user to charge battery packs outside the computer. The charger is powered by the AC adapter that is provided with the computer or by the optional automotive power adapter.
Automotive Power Adapter	The automotive power adapter converts the 12 VDC, negative ground power available in most vehicles to 17 VDC for input to the computer or the external charger.
Diskette Drive	The external 3½-inch diskette drive connects to the computer through the FDD connector. This drive is compatible with the 720 KB and 1.44 MB formats used on IBM-compatible PC's.
Carrying Case	The leather carrying case includes a shoulder strap and has compartments for the computer, the AC adapter, diskettes, and optional equipment.
Other options	Additional battery packs, AC adapters, and pens are also available as options.

### Modem Installation

- 1. Remove the case (see page 2-3)
- Position the chassis on your work surface with the screen facing down and the I/O-connector end facing your body (see Figure 3-1).




Figure 3-1. Installing and Removing the Internal Modem

- 3. Remove the internal modem from its packaging.
- Position the internal modem over the system board so the two rows of male connector pins on the internal modem are aligned with the two female modem connectors (JP1 and JP3) on the system board. (The connector pins should be facing down, and the two RJ-11 telephone connectors should be facing you.)
- Carefully align the pins on the internal modern connectors with the pin sockets in the modern connectors on the system board. Inspect each pin to be sure it is positioned correctly. 'n
- Press down gently on the internal modern until both connectors are fully inserted. ٠.
- the opening for the power-input connector). Use a file or a knife to trim off any plastic left behind from the knockout. Do not allow the plastic knockout or any of the plastic trimmed from the case Press out the rectangular connector knockout in the bottom half of the case (at the end opposite to fall into the computer.
- 8. Replace the case (see page 2-5).
- Check the modem for proper operation using a communications or diagnostic program that is capable of testing the modem's fax and data modes of operation.

### **Modem Removal**

- 1. Remove the case (see page 2-3)
- Position the chassis on your work surface with the screen facing down and the I/O-connector end facing your body (see Figure 3-1).
- Disconnect the modem from connectors JP1 and JP3 by lifting it straight up from the system board. Be careful not to pull the modem at an angle to avoid damaging the connectors. 3
- 4. Replace the case (see page 2-5).

## 3-4 Pen Computer Service Manual

# **Memory Expansion Board Installation**

#### LON

The installation procedure is the same for the 4 and 16 MB memory-expansion boards.

- 1. Remove the case (see page 2-3)
- 2. Position the chassis on your work surface with the screen facing down and the I/O-connector end facing away from your body (see Figure 3-2).




Figure 3-2. Installing and Removing the Memory Expansion Board

- 3. Remove the memory-expansion board from its packaging.
- memory-expansion board is aligned with memory-expansion connector CN2 on the system board, as shown in Figure 3-2. (The connector should be facing down, and the connector end of the Position the memory-expansion board over the system board so the connector on the memory-expansion board should be closest to you.)
- Insert the connector on the memory-expansion board into connector CN2 on the system board. 'n
- Press down gently on the memory-expansion board until the connector is fully inserted. 9
- 7. Replace the case (see page 2-5).
- Turn on the computer, select the SETUP program, and verify that the amount of memory shown in the Total Sys Memory field is correct (8192 KB for a 4 MB memory-expansion board or 20480 KB for a 16 MB memory-expansion board). œ.

#### Optional Equipment

# Memory Expansion Board Removal

- 1. Remove the case (see page 2-3)
- **2.** Position the chassis on your work surface with the screen facing down and the I/O-connector end facing away from your body (see Figure 3-2).
- **3.** Disconnect the memory expansion board from connector CN2 by lifting it straight up from the system board.
- 4. Replace the case (see page 2-5).

## Numeric Coprocessor Installation

- 1. Remove the case (see page 2-3)
- Position the chassis on your work surface with the screen facing down and the I/O-connector end facing away from your body.




Figure 3-3. Installing and Removing the Numeric Coprocessor

- 3. Remove the numeric coprocessor chip from its packaging.
- Position the coprocessor chip on the coprocessor socket so the beveled corner of the chip is aligned with the beveled corner of the socket (see Figure 3-3).
- Press down on the chip until it is fully inserted in the socket. The top surface of the chip should be approximately even with the top surface of the socket.
- 6. Replace the case (see page 2-5).
- 7. Use a diagnostic program to test the numeric coprocessor for proper operation.

## Numeric Coprocessor Removal

- 1. Remove the case (see page 2-3)
- Position the chassis on your work surface with the screen facing down and the I/O-connector end facing away from your body.
- Use a PLCC chip extractor to remove the coprocessor chip from the socket (see Figure 3-3).
- 4. Replace the case (see page 2-5).

•		•	
			•

## 4. Diagnostics

· ·	·
	•

### 4 Diagnostics

#### Contents

What is the Diagnostic Program?	
How To Load The Diagnostic Program	
Preparation4	-
Installation 4	1-4
Loading4	1-4
Main Menu and Selections	1
Manual Test	- Y
System	9
Input Dev	1
Video	1
FDD	1
HDD	Ψ.
PIO	<u>.</u>
SIO	
Quit 4	2
Automatic Test	
Whole 4	5 -
Memory 4	5 -
FDD/PCMC 4	5 -
Hard Disk 4	5 -
Video	5
Speaker Speaker	5 -
User Def.	-10
Quit	-10
g The Automatic Test	-10
	4-10
	4-11
Modifying the Test Order	4-12 ;
	4-15
	4-15 7 12
Disp Err.	-13 -13
Aging Off/Aging On	-13
	4-13
agges	4-14
	4-14
Keyboard and Digitizer (Mouse)	-14
Video Adapter	-15
rive and PCMCIA	4-16
	4-16
<b>1</b>	4-17
Serial Port	4-17

	Loopback Connection Structure		Figure 4 - 1. Initialization Screen	Figure 4 - 2. Main Menu	Figure 4 - 3. Manual Test Menu	Figure 4 - 4. Automatic Test Menu	Figure 4 - 5. Auto Edit Screen	Figure 4 - 6. Flow Chart of the Test Order	Figure 4 - 7. Flow Chart after Deleting FDD Test Only	Figure 4 - 8. Serial Loopback Connection	Figure 4 - 9. Parallel Loopback Connection
4	4		4	4	4	4	4	4	4	4	4
:	:		:	•			·	:	:	:	
:	:		:	:	:	:	:	:	:	:	
:	:		:	:	:	:	:	:	:	:	
•	:		:	:	:	:	:	:	:	:	
	•		:	:	:	:	:	:	:	:	•
:	:		:		:	:		:	:	:	:
:	:		:		:	:	:	:	:	:	
:	•		:		:	:	:	:	:		:
:	:		:	:	:	:	:	:	:	:	:
:	:		:	:	:	:	:	:	:	•	:
:	:		:	•	•	•	•	•	•		•
:	:		:	:	:	:	:	:		•	
:	:		:	:		:	:	:	>	:	:
:	:		:	:	:	:	:	:	回	:	:
•	•		:		:		:	:	0		
:	:		•	:	•	:	:	:	es	:	:
:	:		:	•	:	•	:	:	T	:	•
:	•		:		:	:	:		$\Xi$	•	ŭ
:	:		:	:	:	:	:	g	$\mathbf{H}$	on	ij
:	:		:	:		:	:	Ç	18	cti	ec
:	:		•	•	•	_	•	it (	ž:	ne	ğ
:	:		ď	•		ĭ	•	ě	ele	ū	ည
:	O		ee	:	nu	Λe		e ]	Ã	ŭ	بخ
	豆		5	:	<b>Te</b>	st ]	er	th	ē	상	Sac
•	цc		S	•	1	[e]	CLE	of	afi	ba	40
:	Str		.0	ng	es	ြ	S	H	H	do	୍ଚ୍
:	u		zat	1e	I	ati	Ġį	ha	ha	Ŏ	I
:	Ę.		ij	~	ua	Ē	H	Ź	5	<u> </u>	lle
:	ec		itis	air	an	to	to	M <sub>C</sub>	<b>№</b>	ris	ra
:	=		三	$\mathbf{Z}$	Z	Ψ	Ā	Ē	$\vec{\Xi}$	Se	Ра
•	Ō										
Modem	K		. 1	- 2	. 3	4 -	- 5	9 -	7	∞	6 -
ler	ac	Sa	4	4	4	4	4	4	4	4	4
ŏ	qd	2	re	re	re	re	E	re	re	re	re
$\geq$	oo	3	ng	ng	ng	B	B	ng	ng	ng	B
	J	'igures	E	臣	E	E	$\Xi$	$\Xi$	$\Xi$	$\Xi$	E
		r -									

## What is the Diagnostic Program?

The diagnostic program is used to test the various components of the Pen Computer system. Since the program is modular, you can test each component individually. The diagnostic program also has an automatic test option, so you can test the hardware automatically and run the system overnight. The diagnostic program consists of the following files:

PENDIAG.EXE KEYIN.DA PENCAL.EXE HELP.DAT DIAG.SUB VGA.EXE TPCMCIA.COM LOADER.COM ERROR.REC

LOADER. COM is the program that loads and runs DIAG.EXE.

DIAG.SUB is the main program of the diagnostic software.

PENCAL.EXE is the program that tests the calibration of the pen digitizer.

PENDIAG.EXE is the program that tests the diagnostic commands of the digitizer.

TPCMCIA.COM is the program that tests the PCMCIA device.

VGA.EXE is the program that tests EGA/VGA.

HELP.DAT is the file that contains help information.

KEYIN DAT is the file that contains the order of the tests in the automatic test.

ERROR. REC is the file in which the error messages that occur testing are stored. This file only works in. a DOS 3.x or higher environment.

# How To Load The Diagnostic Program

#### Preparation

The following items are required for certain tests:

Blank diskette	Needed when testing the FDD
External serial loopback connector	Needed to test the serial port. See <i>Loopback Connection</i> Structure, page 4-18.
External parallel loopback connector	Needed to test the parallel port. See Loopback Connection Structure, page 4-18
PCMCIA card	Needed to test the PCMCIA device
Parallel printer	Needed to test the printer
Mouse	Needed to test the mouse
80386SX/20 math coprocessor	Needed to test the coprocessor

#### Installation

the diskette, insert the diagnostic program diskette into the diskette drive and load the program. If you want to run it from the hard disk, create a directory for the diagnostic program, copy all files from the You can run the diagnostic program from the diskette or from the hard disk. If you want to run it from diagnostic program diskette to the directory, and load the program from the hard disk. When you run the diagnostic program from the diskette, make sure you make a backup copy of the diskette before running it.

#### Loading

Select the drive that has the diagnostic program, type LOADER, and press Enter. The following screen is displayed.




Figure 4-1. Initialization Screen

Diskettes used for diagnostic testing must be formatted with this program.

To view a help screen, press the F9 key.

To shell to DOS, press the F10 key. To return to the diagnostic program from the DOS prompt, type "exit," and press Enter. 2. Press Enter to proceed to the next step. You are now ready to run the diagnostic program.

## Main Menu and Selections

Figure 4-2 shows the main menu of the diagnostic program.




Figure 4-2. Main Menu

by using the the left or right arrow key. You invoke sub-menus by using the **Enter** or the down arrow key. You return to the previous menu by pressing **ESC** or the up arrow key. The Quit selection of the All menus have a vertical structure. The cursor is located initially under Manual. You move the cursor sub-menu has the same result.

#### **Manual Test**

massage is displayed and you are asked if you want to save the error message. Type "Y" to save it, or type "N" or press ESC to discard it. If you type "Y", the error message is stored in the ERROR.REC Each component of the system can be tested manually. When a failure occurs, the appropriate error

To select the manual test, position the cursor at Manual on the main menu and press Enter. Figure 4-3 shows the manual test menu.




Figure 4-3. Manual Test Menu

The following sections describe the tests available for each manual test selection.

#### System

Coprocessor: Tests the data transfer and arithmetic functions of the coprocessor when installed.

Tests the checksums of the extended BIOS ROM and the system ROM modules. ROM:

Tests the 640 KB basic RAM and extended memory up to 4 GB. You can terminate the program during testing by pressing the F8 key. RAM:

CMOS RAM: Tests the CMOS RAM. The current values of the CMOS RAM are saved and restored after testing is completed.

Tests the speaker. You have to answer "Y" or "N" when the program asks you "Did sound good? (Y/N)" after completing the test. Speaker:

Tests the five main components of the 80386SL chipset: the Internal Bus Unit, the External Bus Unit, the Cache Unit, the On Board Memory Control Unit, and the 80386SL microprocessor and its registers. SL Chips:

Tests the local standby and the global standby of the power management. The PMS test is not affected by the SETUP. PMS:

Returns to the main menu. You can also return to the main menu by pressing ESC or the up arrow key Quit:

#### Input Dev.

Tests the reset command in the keyboard. Sends a reset command to the keyboard processor and receives the code value that indicates the reset is completed. Reset KBD:

Tests the keyboard controller. KBDC BAT: Tests all the possible keyboard scan codes. The keyboard is displayed on the screen and when you press a key, that key blinks on the screen. You have to make a decision if the keyboard is working correctly. When the test is finished, press the ESC key twice to exit from the test. The program supports several different keyboard la, outs. You can ignore all keyboard layouts except the US 101 and the UK 102 layouts. Scan Code:

Tests the diagnostic commands and the calibration of the pen digitizer. Before testing, you must adjust the pen using the SETUP utilities. The following tests are available: Pen Test:

Tests the diagnostic commands of the pen digitizer; Pen Diag.:

Tests the pen calibration of the pen digitizer; Calibrate:

Asks the user to draw lines and verify that they are correct. Line Test: Tests the movements of the mouse. The mouse device driver should be installed before Mouse:

Returns to the main menu. Ouit:

#### Video

Tests the functions that can be displayed on the screen. If an EGA monitor is attached Mode Test:

to the VGA card, only EGA display functions can be tested.

Tests the EGA/VGA register, Video RAM, External Palette RAM, Read Mode 0/1, and Chip Diag:

Write Mode 0/1/2.

#### FDD

Resets the diskette drive. If run in manual mode, it tests and displays the status of the FDD Reset:

diskette.

Formats the diskette. You have to select the correct diskette type. After formatting, you Format:

can use the diskette as a DOS formatted diskette, but the external track 1, the middle needed while performing the FDD R/W test in this format. Thus, eight tracks of the track 2, and the internal track 1 will be checked as bad to establish the field that is

FAT will be displayed as bad.

Tests the read/write functions of the drive, but does not test the quality of the diskette. R/W Test:

If a bad sector is found, the sector will be marked and skipped in the next test.

Tests random and sequential seek functions. Seeking: Measures the speed of the diskette drive motor 10 times. The measured speed Motor Spd:

displayed as maximum and minimum speeds in milliseconds.

must install the PCMCIA Drive in CONFIG.SYS (IFS.SYS, FSLLD.SYS, FEFS.SYS, Tests the PCMCIA Device and formats the PCMCIA card if the card is inserted. You PCMCIA:

FLASH.COM).

Returns to the main menu. Quit

#### **Automatic Test**

#### 

Tests the hard disk device controller. HDD Reset:

Performs an AT-standard hard disk low-level format. You can input the factory bad Format:

sector map and interleave.

Tests the read/write functions without destroying the current data. If the Aging mode is "On," all tracks are tested; only certain tracks are tested if the Aging mode is "Off." R/W Test:

Tests random and sequential seek functions of the hard disk drive head. Seeking:

Scans the surface of the hard disk and displays the error sector map. Scanning:

Returns to the main menu. Quit:

Tests the internal and external loopback and the interrupt line. You have to attach the Loopback:

loopback connector before running these tests.

Tests the printing functions. You have to attach the printer before running these tests. Printer:

SIO

You must attach the loopback connector before running these tests.

Select the port and internal or external mode. When the mode is internal, the data rate is Manual:

2400. When the mode is external, the data rate is 9600, 1200, and 150. All the

combinations of parity, data bits, and stop bits are tested.

Tests all combinations of parity, data bits and stop bits with 9600/1200/150 data rates Auto:

in both internal and external mode. Since COM2 does not have a physical port, the

COM2 external loopback test will fail in this test.

Tests the internal modem. Modem:

Set the data rate of the modem. You must set the data rate before A) Setup:

performing the mode tests.

B) Ans. mode: Tests the answer mode.

Org. mode: Tests the originate mode. Û

Quit

Returns to the main menu. Quit:

### **Automatic Test**

The automatic tests are performed without any input from the user. The order of testing is defined in the KEYIN.DAT file.

To select the automatic tests, position the cursor at Automatic on the main menu and press Enter. Figure 4-4 shows the automatic test menu.

## 4-8 Pen Computer Service Manual




Figure 4-4. Automatic Test Menu

The following sections describe the tests availble for each automatic test selection.

#### Whole

Tests all functions of the system. The Whole selection performs all other automatic tests (Memory, Video, FDD & PCMC, Hard Disk, Speaker, SIO, PIO, KEYBD, and PENTEST).

#### Memory

additional system ROM, the I/O Adapter ROM, the Tests the Coprocessor, the BIOS ROM, additional sy Base/Extended RAM, and the CMOS RAM multiple times.

#### FDD/PCMC.

Tests the FDD Reset, the R/W test, the Seeking test, the Motor Spd, and the PCMCIA multiple times.

#### Hard Disk

Tests the HDD Reset, the R/W test, the ECC test, and the Seeking test multiple times.

#### Video

Tests the Text Mode, the Graphic Mode, the Alignment, and the Video RAM multiple times.

#### Speaker

Tests the speaker output, to 10 KHz

#### Auto Edit

#### User Def.

Allows the user to define the order in which the tests are performed.

#### Quit

Returns to the main menu.

## Running The Automatic Test

Once started, the automatic tests run continuously. You can stop the tests by pressing Ctrl + C.

When the Whole test calls another test, the called test is performed once, then the Whole test calls the next test in the order defined in KEYIN.DAT. The Whole test is the only test that can call other tests. You can specify the number of times a test is performed before the test starts. The KEYIN.DAT file contains the order of the tests. If this file does not exist in the current directory, it will be created. You can also create the file using the Init. selection of the main menu.

#### **Auto Edit**

select Auto Edit and Whole, the Auto Edit screen is displayed (see Figure 4-5). You can add or delete You can change the order of the automatic tests by selecting Auto Edit from the main menu. If you test procedures by using the Ins and Del keys.




Figure 4-5. Auto Edit Screen

## Structure of the Test Order

BBH ...  $\mathbf{F8} = \text{C2H}$ . In the case of the FDD/PCMC, the actual test order is  $\mathbf{F4} - \mathbf{F1} - \mathbf{F8} - \mathbf{F3}$  ..., etc. The test order can be defined as Scan Code order. The actual values of the function keys are F1 Figure 4-6 shows a flow chart of the test order.




Figure 4-6. Flow Chart of the Test Order

deleted or added at the same time. Figure 4-7 shows the test order after deleting FDD but not deleting a When deleting or adding tests, the test order can change unexpectedly if the corresponding Quit is not corresponding Quit. In other words, you must delete a Quit whenever you delete a test from the order. Also, you must add a Quit whenever you add a test to the test order.




Figure 4-7. Flow Chart after Deleting FDD Test Only

### Modifying the Test Order

To delete a test item, perform the steps that follow.

- 1. Move the cursor to the item to be deleted.
- 2. Press Del key.

To add a test item, perform the steps that follow.

- 1. Move the cursor to the location to be added.
- 2. Press Ins key; the "?" will be added.
- 3. Add the new test item.

To define the "?" selection, perform the steps that follow.

- 1. Move the cursor to the location to be defined.
- 2. Press the space bar; the cursor moves to the bottom of the screen.
- 3. Move the cursor to the item to be defined.
- 4. Press the space bar or the Enter key.

The End key is used in the system and can't be deleted; the Del key is used in the system and can be deleted.

#### Init.

The Init. selection of the main menu is used to create the data files. ERROR.REC is used to create the ERROR.REC file and KEYIN.DAT is used to create the KEYIN.DAT file. Ext. Proc is used to call and run external programs.

#### Large Fail

The Large Fail selection prevents the "Fail" message from being displayed.

#### Sys Info.

Sys Info. provides information about the system, such as the CPU type, coprocessor status, RAM and ROM size, HDD drive type, and information regarding the SIO, PIO, keyboard, and video adapter.

#### Disp Err.

The Disp Err. selection of the main menu is used to display the error messages that occured during the diagnostic tests.

### Aging Off/Aging On

can use this option as a burn-in test by inserting LOADER.COM in the AUTOEXEC.BAT file. To turn the Aging mode "Off," press **Ctrl** + **C** to stop the automatic test, and select Aging On from the main When you select this item, the aging mode is toggled between "On" and "Off." If the current mode is "On," the automatic test Whole is loaded once you load LOADER. COM without any user's input. You

#### Exit

The Exit selection of the main menu will finish the testing and exit to the DOS environment. Before running any applications, you should reset the system.

### Error Messages

#### System

10	System RAM	0810: High Address Bus Short Error 0820h: Data Bus Short Error 0830h: Data Pattern R/W Error 0840h: Even/Odd Bank Access Error 0850h: Cell Test Data Error 0851h: Cell Test Address Error
=	Cache SRAM	08XX: Error Bit Set 0800h - 08FFh: Error Page Number
12	BIOS ROM	002Ch: Byte Checksum Error Value
13	Extended BIOS	Extended BIOS ROM: Byte Checksum Error Value - Socket on CPU board
14	I/O Adapter RC	I/O Adapter ROM Checksum Error
15	CMOS RAM R/	CMOS RAM R/W Error 21 04:21 is Error Address (21h Register), 04 is Error Bit Set (0000 0100)
16	Speaker Error	Speaker Error 00 00: 00 00 does not have meaning
17	Local Standby Test Error	Test Error
18	Global Standby Test Error	/ Test Error
19	S/W Generate	S/W Generated SMI Test Error
18	80386SL/8236	80386SL/82360SL Chipset Error
10	NPX Transfer Test Error	Fest Error
5	NPX Divide by	NPX Divide by 0 Exception Test Error
1年	NPX Mathema	NPX Mathematic Function Test Error
11	PMS Command Test Error	d Test Error

## Keyboard and Digitizer (Mouse)

20	Keyboard Processor Reset Error 00 0d: Received Code Other Than AAh
21	Keyboard Scancode Test Error 00 00: 00 00 Does Not Have Meaning
22	Keyboard BAT Test Error
23	Keyboard Handshake Test Error
24	Mouse Test Error
25	Digitizer Diagnostic Command Test Error
26	Digitizer Echo Back Command Test Error
27	Digitizer Request Version Test Error
28	Digitizer Calibration Test Error
29	Digitizer Line Drawing Error

#### Video Adapter

30	EGAVGA General Error
31	Video RAM Test Error
32	Read Mode 0 Test Error
33	Read Mode 1 Test Error
34	Write Mode 0 Test Error
35 ;	Write Mode 1 Test Error
36	Write Mode 2 Test Error
37	Write Mode 3 Test Error
38	Switch Setting Test Error
39	Reading Inactive Plane Test Error
3A.	Reading Active Plane Test Error
38	Rotation Function Test Error
3C	Linear Address Test A0 - A7 Error
3D	Linear Address Test A9 - A15 Error
3E	Cursor Address Test A0 - A7 Error
3F	Cursor Address Test A8 - A15 Error
40	Cursor Address Test A16 - A17 Error
41	Bit Mask Function Test Error
42	Latched Data Test Error
43	Even/Odd Mode Test Error
44	CRTC/TS/GDC/ATC Test Error
45	Internal REG Test Error
46	Ext Palette Short Test Error
47	Ext Palette R/W Test Test Error
48	Translation ROM Data Test Error
49	EGAVGA Chip Diagnostics Error
50	Color Attribute Test Error
51	Character Set Test Error
52	80 x 25 Mode Test Error
53	40 x 25 Mode Test Error
54	80 x 60 Mode Test Error
55.	320 x 200 Palette 0 Test Error
56	320 x 200 Palette 1 Test Error
57	640 x 200 2-Color Test Error
58	640 x 200 16-Color Test Error
59	640 x 350 16-Color Test Error

#### Error Messages

30	EGAV/GA General Error
5A	640 x 480 16-Color Test Error
5B	800 x 600 16-Color Test Error
5C	1024 x 768 16-Color Test Error
5D	320 x 200 256-Color Test Error
5E	640 x 480 256-Color Test Error
5F	8 Page Change Test Error
09	Text Scrolling Test Error
61	2 Font Display Test Error
62	8 Fonts Display Test Error
63	Panning/Split Screen Test Error
64	Smooth Scroll Test Error
65	Window/Zooming Test Error
99	100 x 50 16-Color Test error
<b>29</b>	720 x 512 16-Color Test Error
89	Video Display Test Error
69	VGA.EXE Load & Execute Error

## **Diskette Drive and PCMCIA**

20	Reset Error d0 00:	d is Error Drive (0 /1)
71	Format Error 00 00:	00 00 Does Not have Meaning
72	RW Test Error xx yy:	xxh = h00s ssss: s = Error Sector (1 - 12h), h = Error Head (0 / 1) yyH = dttt ttt: t = Error Track (0 - 4Fh), d: Error Drive (0 / 1)
73	Seeking Error d0 tt:	tt = Error Track (0 - 4Fh), d = Error Drive (0 / 1)
74	Motor Speed Error d1 96:	Motor Speed Error d1 96: 196 = Time for One Ratation (s), d = Error Drive (0 /1)
9/	FDD R/W Data Error	
11	PCMCIA initialization Test Error	Error
78	PCMCIA Device Test Error	
79	PCMCIA Device Information Test Error	n Test Error

#### Hard Disk

		ĺ	
80	Reset error d000 0000 0000 0000: d = Error Drive (0 / 1)	# P	Error Drive (0 / 1)
81	Format Error dhhh h0tt tttt:	# # # #	t = Error Track (0 - 1023), h = Error Head (0 - 15), d = Error drive (0 /1)
82	R/W Test Error dhhh h0tt tttt tttt:	Sam	Same As Format Error
83	Seeking Error d000 00tt tttt tttt:	=	t = Error Track (0 - 1023), d = Error Drive (0 /1)
28	HDD ECC Test Error		

#### **Printer Port**

06	Data Port R/W Епог 0р xx:	p = Error Port (0 /1), xx = 000a bcde; Error Pin Combination: a = (11) - (17), b = (10) - (16) c = (12) - (14), d = (01) - (13), e = (02) - (15)
91	Control Port R/W Error	0p xx: Same As Above
92	Loopback Test Error	0p xx: Same As Above
93	Interrupt Test Error	0p xx: 0p = Error Port $(0/1)$ , xx = Does Not Have Meaning
94	Printing Test Error	

#### Serial Port

A1 Send/Receive Error A2 Modem Control Port Error A3 RxD INT Test Error 0pxx ssss: ssss = Sent ASCII, A4 TxD INT Test Error 0pxx Break INT Test Error 0pxx Ssss: Same As Above A5 Break INT Test Error 0pxx Ssss: Same As Above A7 DSR/RI INT Test Error 0pxx Ssss: Same As Above A8 Overrun INT Test Error 0pxx Ssss: Same As Above A9 Baud Test Error 0pxx Ssss: Same As Above A9 Bort Not Attached Error A9 Bort Not Attached Error A9 Coopback Test Timeout Error A6 INT Test Timeout Error			
Send/Receive Error  Modern Control Port Error  RxD INT Test Error Opxx ssss:  Ssss:  DCD/CTS INT Test Error Opxx ssss:  DCD/CTS INT Test Error Opxx ssss:  DCD/CTS INT Test Error Opxx ssss:  DSR/RI INT Test Error Opxx ssss:  Overrun INT Test Error Opxx ssss:  Port Not Attached Error  Loopback Test Timeout Error  INT Test Timeout Error	A0	Loopback Test Error	
Modem Control Port Error  RxD INT Test Error 0pxx ssss: ssss: 0p  TxD INT Test Error 0pxx ssss: Break INT Test Error 0pxx ssss: DCD/CTS INT Test Error 0pxx ssss: DSR/RI INT Test Error 0pxx ssss: Overrun INT Test Error 0pxx ssss: Baud Test Error 0pxx ssss: Port Not Attached Error  Loopback Test Timeout Error  INT Test Timeout Error	A1	Send/Receive Error	
RXD INT Test Error Opxx ssss: ssss:  TXD INT Test Error Opxx ssss:  Break INT Test Error Opxx ssss:  DCD/CTS INT Test Error Opxx ssss:  DSR/RI INT Test Error Opxx ssss:  Overrun INT Test Error Opxx ssss:  Baud Test Error Opxx ssss:  Port Not Attached Error  Loopback Test Timeout Error  INT Test Timeout Error	A2	Modem Control Port Error	
	A3	RxD INT Test Error 0pxx ssss:	ssss = Sent ASCII, 0p = Error Port (COM1/COM2), xx = No Meaning
	A4	TxD INT Test Епог 0рхх	ssss: Same As Above
	A5	Break INT Test Error Opxx	ssss: Same As Above
DSR/RI INT Test Error Opxx Overrun INT Test Error Opxx Baud Test Error Opxx Port Not Attached Error Loopback Test Timeout Error INT Test Timeout Error	A6	DCD/CTS INT Test Error 0pxx	ssss: Same As Above
Overrun INT Test Error Opxx Baud Test Error Opxx Port Not Attached Error Loopback Test Timeout Error INT Test Timeout Error	A7	DSR/RI INT Test Error 0pxx	ssss: Same As Above
Baud Test Error Opxx Port Not Attached Error Loopback Test Timeout Error INT Test Timeout Error	A8	Overrun INT Test Error Opxx	ssss: Same As Above
	A9	Baud Test Error Opxx	ssss: Same As Above
	*	Port Not Attached Error	
	AB	Loopback Test Timeout Error	
	AC	INT Test Timeout Error	

#### Modem

		- 1
00	Modem Status REG. Defective Error	
5	Not a Compatible Modem Error	
C2	Modem Not Connected Error	
జ	Modem CPU Command Mode Test Error	
2	Modern CPU Command Bus Test error	
C5	Modem – UART Status Error	
90	Modem CPU Command Accept Error	
C7	Originate Mode Carrier Test Error	,
83	Answer Mode Carrier Test Error	
හි	Modem Not Initialized Error	
Š	Modem Not Installed Error	

## **Loopback Connection Structure**

## Serial Loopback Connection




Figure 4-8. Serial Loopback Connection

## Parallel Loopback Connection




Figure 4-9. Parallel Loopback Connection

## 4-18 Pen Computer Service Manual

# 5. Principles of Operation

		•	
			,

#### Contents

[ntroduction	5 - 3
Intel386 SL SuperSet	5 - 3
Overview	S - 3
-	5-6
External Memory Arrays	5-7
Main Memory Options	5-8
DRAM Main Memory	5-5
Memory System Sizing and Control Mechanisms	5-9
Cache Memory System	2-IC
Cache Performance Factors	5-11
BIOS Memory Array	5-12
Flash Memory Support	5-12
Related Publications	5-12
82077AA CHMOS Single-Chip Floppy Disk Controller	5-14
Introduction	5-14
Status, Data and Control Registers	5-15
Reset	5-15
DMA Transfers	5-16
Drive Interface	5-16
Cable Interface	2-16
Controller Phases	5-16
Execution Phase	5-17
Result Phase	5-18
SENSE INTERRUPT STATUS	5-19
Compatibility	5-19
Register Set Compatibility	5-20
82077A A DC/AT Colution	07-5
3.5-inch Drive Interfacing	5-21
WD90C20 VGA Controller	5-23
Description and Application	5-23
Theory of Operation	5-23
WD90C20 Interfaces	5-24
	5-26
Display Timing Differences	5-27
Screen Size Mapping	5-27

5-27	5-28	5-2	5-2	5-3(	5-3	5-3	5-3	5-3	5-3	5-37
4, 4,	۷,	4,	٠,	٠,	۷,	41	۷,	4,	4)	4,
			•	•				•	•	
: :	:	:	:		:		:	:	:	:
: :			:	:	:		:	•	•	
	:	:	:	:	:	:	:			:
: :	:	:	•	:	:	:		•	:	:
	•	•	•	•	•		•		•	
: :	:	:	:	:	:	:		:	:	:
: :	:	•	:	:	:	:	:	:	•	
	:	:		:			:			
: :	:	:	:	:	:	:	:	:	:	:
		•	•	•	•		•	•	•	٠
: :	:	:	:	:	:		:	:	:	:
	•	•	•	•			•	•	•	•
: :	:	:	:				:	:	:	:
	:	:	:	:	:	:	:		:	:
	•	•	•	•	•	•	•	•	•	
: :	:	:	:	:	:	:	:	:		:
	٠	•	٠	•	•	•		•	•	•
: :	:	:	:	:			:	:		
• •	•	•	•	•	•	•	:	•	•	•
: :	:						•			
: :	:	:	:		:	:	:	:		
	•		•	•	•	•	٠		•	•
: :	:	Ä	:	:	:			:	:	:
: :	•	₹	:	:			:		•	•
		<u></u>					•	•		•
60 .		e	:	:		:		:	:	•
. <u>=</u>	•	تَ	•	•	•	•	•		•	•
id.	:	9	:	:		:			:	:
ap :	:	쏭		:			ıts	uts	:	
$\Sigma$		ğ	•	•	•	Tts.	p	d	•	S
0 0	ų,	$\Box$		:		ď	Ħ	H	:	Ξ
[c, 5]	ĕ	=	. •	O	ts	三	0	or		du
SS	<del>J</del> E	===		ac	g	G	5	Ċ		-
> <del>4</del>	×		:	Ŧ	IL			ne	S	3
e ra	П	⋖	•	ŧ	S	10	10	₫	te	la.
ÖΣ	ee	G	п	Ξ	30	Ē	豆	$\mathcal{E}_{\mathcal{E}}$	三	Œ
Ġ 50	5	>	10	1	1	0	20	) a	<u> </u>	E G
I. I.	S		ct	$\mathbb{C}$	en	_	_	H	30	$\dot{\Box}$
olo ad	Ξŧ	9	qn	ŏ	St	37	3,4	atı	la	E
Color-to-Gray Scale Mapping	Split Screen Refresh	D90C61 VGA Dual Clock Generator	Introduction	WD90C61 Interface	System Bus Inputs	VGA Controller Inputs	VGA Controller Outputs	Feature Connector Inputs	Analog Filters	User Definable Inputs
01	<b>9</b> 1	2	ntı	7	<b>J</b>				7	
			Ξ							

#### Tables

d Features5 - 3 ctly Drive the ISA Backplane 5 - 8	:		Memory Control Signals 5-10	5-13	gisters5-15	5-15		//AT 5-21	Media Formats 5-21	5-25	5-26	5-26		5-3(
iniciono de inicioprocessor i michons and i calmos	82360SL I/O Subsystem Functions and Features	SL SuperSet Expansion Bus Pins Directly Drive the ISA Backplane	Intel SL SuperSet Multifunction Main Memory Control Signals	82077AA Crystal Specifications	82077AA Status, Data and Control Registers	82077AA Interrupt Identification	82077AA Register Support	82077AA I/O Address Map for the PC/AT	82077AA Standard PC/AT Drives and Media Formats	WD90C20 Memory Sizes	Display Interface Output Functions.	LCD Data Bit Assignments	VCLK Selection	Table 5-15 MCLK Selection
Taulo J = 1.	Table 5 - 2.	Table 5 - 3.	Table 5 - 4.	Table 5 - 5.	Table 5 - 6.	Table 5 - 7.	Table 5 - 8.	Table 5 - 9.	Table 5-10.	Table 5-11.	Table 5-12.	Table 5-13.	Table 5-14.	Table 5-15

#### Introduction

This chapter provides an overview of the major devices used in this system. No attempt is made to duplicate the components' specification sheets.

Please refer to publication referral section to locate the appropriate manual for your needs.

## Intel386 SL SuperSet

#### Overview

Processing Unit (CPU), a memory subsystem controller capable of controlling either DRAM or SRAM, The Intel386 SL Microprocessor SuperSet is an extremely flexible pair of components marking a new milestone in microcomputer technology. Included in the pair are an Intel386 Architecture Central address translation and remapping logic, a cache memory controller, and an extensive collection of ISA bus compatible peripheral functions. The SL SuperSet allows the personal computer designer to take advantage of the highest level of system integration, while preserving complete freedom in selecting system features, power/performance trade-offs, and value-added enhancements.

and the 82360SL ISA peripheral I/O and power management subsystem. The only other components optional cache SRAM and a graphics controller. A minimal amount of commodity Small Scale Essentially, all of the components needed to build an ISA bus compatible personal computer have been combined within just two components: the Intel386 SL Microprocessor and memory control system, needed for a complete personal computer are the main DRAM or optional static memory subsystem, Integration (SSI) logic or Medium Scale Integration (MSI) logic buffers may be required for design-specific interface to peripheral devices on the ISA bus. Functions and features of the two SL components are given in Tables 5-1 and 5-2. Detailed descriptions are given in the sections that follow.

Table 5-1. Intel386 SL Microprocessor Functions and Features

Function	Features
Static Intel386 CPU Core	Optimized and Compatible with Standard Operating System Software such as: MS-DOS, WINDOWS, OS/2, and UNIX; Object Code compatible with Intel 8086, 80286 and Intel386 Microprocessors; Runs all desk-top applications 16- or 32-bit; DC to 25 MHz operation; 20 MB physical memory/64 TB virtual memory; 4 GB maximum segment size; High-integration, low-power Intel CHMOS IV process technology.
Transparent Power- Management System Architecture	System management mode architecture extension for truly compatible systems; Power management transparent to operating systems and application programs; Programmable hardware supports custom power-control methods.
Direct Drive Bus Interfaces	Full ISA bus interface, with 24 mA drive; High-speed peripheral interface bus
Integrated Cache Controller and Tag RAM	No-glue cache SRAM interface; 16, 32, or 64 KB cache size; Direct, 2-way or 4-way set associative organization; Write posting-posted memory writes; 16-bit line size — reduces bus utilization for cache line fills; Write-thru, with SmartHit algorithm for reduced main memory power consumption.
Programmable Memory Control	No-glue, page-mode DRAM interface; SRAM support for lowest power; 1, 2, or 4 banks interleaved, with programmable wait states; 512 KB to 20 MB; Advanced, flexible address-map configuration; Full hardware LIM EMS 4.0 address translation to 32 MB without wait-state penalty.

Table 5-2. 82360SL I/O Subsystem Functions and Features

Function	Features
Complete ISA System, with extended support	Full ISA bus control, status and address and data interface logic, with full 24 mA drive; Compatible ISA bus peripherals: Two 8237 direct memory access controllers; Two 8254 programmable timer counters (6 timer/counter channels); Two 8259A programmable interrupt controllers (15 channels); Enhanced LS612 page memory mapper; 146818-compatible real-time clock w/256-bytes CMOS RAM; Two 16450-compatible serial port controllers; 8-bit parallel I/O port with high-speed protocol (centronics or bi-directional). Additional System I/O decoding, programmable chip selects and support interfaces: Full Integrated Drive Electronics (IDE) hard disk interface; Floppy disk controller; Keyboard controller; Keyboard controller; External real-time-clock support; Local memory and ISA-bus memory refresh control; New ideaport interface for hardware expansion.
Transparent Power- Management System Architecture	Architecture extension for truly compatible systems; Transparent to operating systems and applications programs; Programmable hardware supports custom power-control methods; Integrated power-management unit manages power events safely

# Intel386 SL Microprocessor: CPU and Memory-Controller Subsystem

controller subsystem. At the heart of the Intel386 SL Microprocessor is a CHMOS static Intel386 CPU core. The Intel386 CPU core has been fully optimized to reduce run-time power requirements, and The Intel386 SL Microprocessor is a highly-integrated, complete microprocessor and memory includes a key architectural extension required by battery-operated systems. The Intel386 SL processor is the first member of the Intel386 Microprocessor product line to implement a CPU with the System Management Mode extension. The System Management Mode is a new CPU operating-mode which allows system vendors to rid their systems of the backwards-compatibility plague battery-operated PCs. This Intel386 architecture extension eliminates portable-system conflicts by providing a safe, new operating level for the battery management firmware every application, operating system and CPU mode, thus avoiding the compatibility conflicts which developed by system designers. With the Intel386 SL CPU, firmware will execute transparently to were once unavoidable. problems that

Expanded Memory Specification (E.M.S.) address translation compatible with the current Lotus/Intel/Microsoft (L.I.M.) E.M.S. 4.0 standard. Additional address-mapping and control logic The Intel386 SL Microprocessor retains the paged-memory-management system, and all other key features which are common to the Intel386 architecture. In addition, on-chip hardware implements the integrated in the Intel386 SL CPU allows BIOS ROMs to be "shadowed" by faster memory devices, and supports a variety of common memory roll-over and back-fill schemes. The Intel386 SL CPU contains all of the control and interface logic needed to directly drive large main memory and an optional cache memory subsystem.

and FLASH Disk. The Industry Standard Architecture (ISA) bus provides a common interface for the wealth of third party ISA bus compatible I/O peripheral and expansion memory add-in boards. On-chip data-byte steering logic, address decoding and mapping logic automatically routes each memory or I/O Peripheral Interface Bus (PI-Bus) provides high-speed communication with fast devices such as VGA The Intel386 SL CPU contains bus drivers and control circuitry for two expansion interfaces. operation to the appropriate local memory, cache, PI-Bus or ISA expansion bus. All system configuration logic in the Intel386 SL processor subsystem is initialized under software control. The system designer only has to program the processor in order to support multiple system hardware designs where many devices of less flexibility were once required. System characteristics such as memory type, size, speed, organization, and mapping; cache size, organization and mapping; and peripheral selection, configuration and mapping are configured under software control. Thereafter, all memory and I/O transfer requests are automatically sent to the appropriate memory space or expansion bus, fully-transparent to existing operating system software and application programs.

# 82360SL I/O: Integrated ISA Peripheral and Power-Management Device

The 82360SL Peripheral I/O contains dedicated logic to perform a number of CPU, memory, and peripheral support functions. The 82360SL device also contains an extensive set of programmable power management facilities which allow minimized system energy requirements for battery-powered

compatible timer counters, two 8259 compatible interrupt controllers, two 8237 compatible DMA controllers, one 74LS612 compatible DMA page register, one 146818 compatible Real-time clock/calendar with an additional 128 bytes of battery backed CMOS RAM and an integrated drive The 82360SL includes a complete set of one-chip peripheral device functions including two 16450 compatible serial ports, one 8-bit Centronics interface or bi-directional parallel port, two 8254 electronics (IDE) hard disk drive interface. The Intel 82360SL also contains highly programmable chip selects and complete peripheral interface logic for direct keboard and floppy disk controller support. The peripheral registers and functions behave exactly as the discrete components commonly found in industry standard personal computers. The peripheral logic is enhanced for static operation by supporting write only registers as read/write.

The processor and memory support functions contained in the 82360SL device eliminate most of the external random-logic "glue" that might otherwise be required. The 82360SL device provides internal programmable, low-power DRAM refresh timer is also provided to maintain system memory integrity programmable-frequency clock generators for the ISA bus backplane, and video subsystems. during the power saving suspend state. The 82360SL also contains a flexible set of hardware functions to support the growing sophistication in power management schemes required by portable systems. Numerous hardware timers, event monitors and I/O interfaces can programmably monitor and control system activity. Firmware developed by the system designer allocates and directs the hardware to fulfill the unique power management needs of a given system configuration. All of the standard peripheral registers, clock-generation logic, and power-management facilities have been designed to ensure complete compatibility with existing operating systems and applications software.

## **External Memory Arrays**

capacity from 512 Kilobytes to 20 megabytes, with optional parity. Depending on the type and size of The Intel386 SL processor hooks directly to either SRAM or DRAM memory devices with total the memory devices involved, control logic generates the appropriate chip-select, bank-select, byte-enable, and read and write control signals.

The Intel386 SL processor also contains control logic for a smaller, optional memory array. The internal control unit includes the tag bits and comparators needed for a variety of cache sizes and configurations. The cache interface requires no "glue": separate, dedicated pins drive all cache address and data buses and generate all chip-select and byte-enable control signals, so external cache systems consist of just one, two, or four memory components. The "BIOS Memory" includes ROM, EPROM, or Flash EPROM memory devices that hold the basic I/O system software for ISA computers. The same array may also contain system-specific initialization and configuration software, and may contain interrupt and trap-handler routines used for power-management software. The SL SuperSet supports two additional optional memory arrays for special system functions. The "Flash Disk Emulator" block contains non-volatile memory devices used to replace or augment conventional disks and diskette drives with a solid-state file-storage system. This memory can be arbitrarily large, and can hold OS code, application programs, and important data files indefinitely, even with all power removed from the system.

supervisory system functions, information that would normally be concealed from OS and application RAMs, in which case critical system status information can be retained when power to the rest of the computer is disabled. With the proper software, this facility lets the computer power itself down when The optional memory called "System Management Memory" holds code and data needed by programs. Portions of this memory may be implemented with Flash EPROMs or micro-power static idle, and later resume program execution automatically at the exact point it ceased.

## System Interconnect Buses

The various pins on the SL SuperSet components generally connect to corresponding pins on other components, external memory arrays, peripherals, or the expansion bus. Certain pins supply the clock signal inputs to each device and support the various power management functions. Others pass control and status information between chips and supply pre-decoded chip-select signals, eliminating external random-logic "glue".

standard expansion slots. These include 24-bit system and local address (SA and LA) buses and a 16-bit All signal pins that connect to the bus called "ISA System Backplane" can drive directly up to eight system data (SD) bus. A control bus supervises memory and I/O read and write operations and services requests for interrupts and direct-memory-access (DMA) transfers. Table 5-3 summarizes the SL SuperSet pins that attach directly to the ISA backplane connectors.

Table 5-3. SL SuperSet Expansion-Bus Pins Directly Drive the ISA Backplane

1386SL	82360SL	Signal Mnemonic	Signal Function
×	×	SD15:0	System Data Bus
×		SA19:17	System Address Bus
×	×	SA16:0	System Address Bus
×	×	LA23:17	Local Address Bus
	×	SMEMW#	System Memory Write
	×	SMEMR#	System Memory Read
×	×	MEMW#	Memory Write
×	×	MEMR#	Memory Read
×	×	#MOI	I/O Port Write
×	×	IOR#	I/O Port Read
	×	AEN	System Address Enable
	×	IRQ15:10, 8:3,1	System Backplane Interrupt Requests
×	×	IRQ9	VGA Interrupt Request
	×	DRQ7:5,3:0	Direct Memory Access Requests
	×	DACK7:5,3:0	Direct Memory Access Acknowledge
×	×	SBHE#	System Bus High Enable
	×	TC	Terminal DMA Transfer Cycle Count
×	×	IOCHRDY	I/O Channel Ready
×	×	#SMO	Zero Wait-State Transfer
	×	REFRESH#	System-Memory Refresh Cycle
×	×	MASTER#	AT Bus Master
×	×	BALE	Buffered Address Latch Enable
	×	RESETDRV	Cold System Reset
	×	osc	System-Bus Oscillator
×		MEMCS16#	16-Bit Mem Transfer Mode Chip Select
×	×	IOCS16#	16-Bit I/O Transfer Mode Chip Select
	×	10СНСНК#	I/O Channel Check
×	×	SYSCLK	System Clock

## Main Memory Options

The Intel386 SL processor contains control and interface logic for main memory arrays built with either static (SRAM) or dynamic (DRAM) memory devices, with or without parity. The address and control functions performed by Intel386 SL processor pins vary, depending on the memory type selected. Address signals can be either latched or multiplexed, and control outputs can provide bank-select, chip-select, and byte-enable signals as appropriate for the sizes of memory components currently installed. DRAM refresh sequencing and parity generation and verification (if enabled) are automatic.

## **DRAM Main Memory**

High-capacity main-memory arrays generally require fewer chips when built using DRAM devices. The DRAM control logic built into the Intel386 SL processor is extremely flexible. DRAM arrays can be 16 or 18 bits wide depending on whether automatic parity verification is enabled. Dedicated RAS#, CAS#, and WE# strobes are provided separately for the high- and low-order bytes for each DRAM bank.

The DRAM controller supports three different memory speeds. The number of CPU cycles allotted to each transfer varies to compensate for different CPU frequencies and memory speeds. One, two, three or four banks may be installed at a time. With two or four banks installed, accesses are interleaved between banks one and two, three and four for higher transfer rates.

with total capacity from 512K to 20M bytes. Pins MA 10:0 multiplex different sets of address bits according to the number of DRAM banks installed and the size and interleave mode of the components With four banks installed, each pair may be a different size, allowing a range of memory configurations in each bank. A number of special Intel386 SL processor facilities reduce DRAM power consumption. Only the memory devices involved in each transfer are enabled. With page-mode DRAMs, successive transfers within the same page produce CAS#-only transfer cycles for greater speed and reduced lower power. The refresh rate is programmable, and the controller can perform CAS# before RAS# refresh sequencing to reduce power-supply transients ("spiking"), improve performance, and increase power

## Memory System Sizing and Control Mechanisms

The characteristics of the main memory controller, including the type and operating mode of the devices used, the number of the installed banks, and the size of each bank are configured through software at initialization time. System initialization software can test the size and characteristics of memory components currently installed and dynamically adjust memory-control algorithms according to the results of those tests. A number of control pins alter their function depending on the basic memory technology selected; the alternate functions performed by each of these pins is shown in Table 5-4. For further details, consult the Intel386 SL Microprocessor SuperSet Programmer's Reference Manual.

Table 5-4. Intel SL SuperSet Multifunction Main Memory Control Signals

Signal Mnemonic	DRAM-Mode Pin Function	SRAM-Mode Pin Function
CMUX0	CAS, Low Byte, Bank 3	Transceiver Direction
CMUX1	CAS, High Byte, Bank 3	Address Latch Enable
CMUX2	CAS, Low Byte, Bank 2	Transceiver Enable, Bank 3
CMUX3	CAS, High Byte, Bank 2	Transceiver Enable, Bank 2
CMUX4	CAS, Low Byte, Bank 1	Transceiver Enable, Bank 1
CMUX5	CAS, High Byte, Bank 1	Transceiver Enable, Bank 1
CMUX6	CAS, Low Byte, Bank 0	Transceiver Enable, Bank 0
CMUX7	CAS, High Byte, Bank 0	Transceiver Enable, Bank 0
CMUX8	RAS, Bank 3	Chip Enable, Bank 3
CMUX9	RAS, Bank 2	Chip Enable, Bank 2
CMUX10	RAS, Bank 1	Chip Enable, Bank 1
CMUX11	RAS, Bank 0	Chip Enable, Bank 0
CMUX12	Low-Order Byte Parity Error	Low-Byte Output Enable
CMUX13	High-Order Byte Parity Error	High-Byte Output Enable

## Cache Memory System

High-performance computers traditionally include cache memory to reduce main memory latency and boost system throughput, albeit at the expense of increased system complexity and power requirements. The optional high-speed cache system supported by the SL SuperSet allows the simplest possible implementation, and can both improve CPU performance and reduce system power consumption. The Intel386 SL processor drives the cache memory components directly through separate, dedicated address, data, and control buses, eliminating all external glue. The only components needed to add cache to a SL SuperSet-based system are the memory devices themselves, potentially just a single external SRAM. Control logic built into the Intel386 SL processor remaps the cache memory to support different cache sizes and organizations, and includes address, status, and tag bits and comparators for

## **Configuration Options**

using just one, two, or four external SRAMs. Address bus CA15:0 directly drives the address inputs of each SRAM, and data bus CD15:0 connects directly to the SRAM data pins. Dedicated write-enable and output-enable signals for the cache (CWE# and COE#) drive the SRAM control inputs directly. The Intel386 SL processor supports cache configurations with capacities of 16K, 32K, or 64K bytes, Separate chip-select outputs (CCHE# and CCLE#) enable the high- and low-order cache bytes. Each cache line is two bytes wide, and each set of tag bits controls a block of 16 cache lines. The cache controller contains 2048 sets of tag bits, which may be programmed to form any of the three organizations. The simplest (direct-mapped) organization arranges the tags as a single linear array, in which case each address in the main memory space corresponds directly to a single cache location. Tags may also be grouped into two banks of 1024 tags (two-way set-associative) or four banks of 512 tags (four-way set associative), in which case each main memory address can map onto any of several locations within the cache. Direct, two-way or four-way associativity can be achieved with any number of cache memory chips. When a cache miss occurs, control logic uses a least-recently used (LRU) algorithm to determine which cache block to replace with more recent data. The cache always operates in write-through mode, i.e., main memory is also updated whenever the CPU writes new data to the cache. This assures the main memory will always match updated data in the cache, and assures full compatibility with existing system software and hardware.

## Cache Performance Factors

Dhrystone benchmark program. The "Theoretical Maximum Performance" is defined as the level that Cache memory affects the performance of several typical PC configurations executing the 32-bit would be achieved by an "ideal" Intel386SX CPU-based computer, i.e., one whose entire main memory Conventional (cacheless) DRAM systems typically incur an average of 0.8 wait states per memory is built with non-pipelined zero-wait-state memory devices for CPU speeds up to 20 MHz. access, which lowers performance to about 80% of the theoretical maximum. Memory control logic in conventional PCs cannot begin a new transfer until its intended destination is known, which is not until the target address appears on the CPU address pins. With the Intel386 SL Processor, however, the DRAM control logic is part of the CPU. Information about successive transfers is known before their addresses leave the part, which lets the SL SuperSet implement control algorithms Page-mode data transfers and memory-bank interleaving eliminate unnecessary recharge cycles, so the performance of a cacheless SL SuperSet-based PC with 80-ns DRAMs is close to 90% of the that are considerably more sophisticated than those possible with discrete DRAM controllers. theoretical maximum. Adding cache boosts this figure to about 94%.

cache eliminates most of these wait states. Adding a cache therefore improves the performance of counterparts. A SRAM-based Intel386 SL processor system with no cache might typically insert three While the SRAMs used as cache memories are relatively small but quite fast, those used for personal main memories are typically larger, slower, and use less power than their DRAM SRAM-based PCs dramatically, and effectively boosts throughput to the same level as considerably wait states into each transfer, which reduces performs to about one-third the potential maximum rate. A computer

Conventional PC caches generally increase system power requirements by the amount consumed by the control logic and cache components themselves. Adding cache to an Intel386 SL Microprocessor system, on the other hand, can actually reduce system power. The Intel386 SL Processor's internal cache controller implements a SmartHit control algorithm that pipelines tag look-ups with data retrieval. Tag bits determine whether a memory request will hit within the cache array in time to prevent unnecessary transfers to main memory. Only the necessary cache operation completes. Conversely, the SmartHit control logic knows when a cache miss occurs early enough to initiate a main-memory or expansion-bus transfer, as needed, without further delay.

must perform. Since a cache subsystem satisfies the majority of all memory requests, adding cache eliminates most main memory access cycles. SRAM uses significantly less power per transfer cycle than DRAM, so the system power saved by eliminating DRAM transfers more than offsets the added The power consumed by DRAM memory systems is proportional to the number of transfer cycles they load of the cache components.

The power consumed by SRAM-based main memories, on the other hand, is already quite low. In such designs the power savings attributable to cache is slight, but does help offset the power consumed by the cache memories. When conventional memory accesses must be performed, however, control logic disables the cache components to further reduce power. System initialization software determines whether or not the cache system is enabled. The size of the external cache array and the set-associativity options are also set under software control.

### **BIOS Memory Array**

The Intel386 SL processor directly generates control signals to enable a ROM, EPROM, or Flash configuration options selected at initialization time, the BIOS memory array can be either 8 or 16 bits wide, and up to 128 Kilobytes long; arbitrarily large EPROM arrays can be supported with external so customized or updated versions of the BIOS can be downloaded after a system has been EPROM array to hold basic I/O system (BIOS) and/or ROM-based system software. Depending on decode logic. The processor generates special control signals to enable Flash memory reprogramming, manufactured or sold. Since ROMs and EPROMs are available at a variety of price/performance points, the BIOS control logic automatically inserts 0 to 15 wait states within each access cycle. A number of features increase the density, flexibility, or effective performance of the BIOS memory array. BIOS memory can be shadowed in much faster main memory, and VGA subsystem can be combined with the main system BIOS, lowering chip count and complexity.

## Flash Memory Support

The Flash EPROM array is accessed through the same address and data bus as the ISA expansion divides the entire array into a collection of 64K-byte "windows" accessed through a reconfigurable interface, but with separate, dedicated control lines. For expanded memory access, remapping hardware block of memory addresses in the low-order megabyte of the system address space. Flash EPROM devices can occupy any portion of the Intel386 SL Microprocessor's 32-megabyte physical memory space not filled with conventional memory. With external bank-switching logic, the Flash array can be arbitrarily large.

## **Guaranteed Compatibility**

conventions. Extensions to the basic CPU architecture provide facilities for configuring system structures needed to support these functions all reside in a memory partition that is inaccessible to Each Intel386 SL Microprocessor SuperSet component complies with all industry-standard PC design hardware, switching modes, and managing system power consumption, totally transparent to existing software. The new System Management Mode provides a new, dedicated interrupt vector and a new control instruction for supervisory control and power management functions. Software and data conventional software. Unlike conventional design approaches, SL SuperSet-based systems do not depend on "terminate and stay resident" (TSR) routines that can interfere with existing application

the hazards found in conventional design techniques. Each new capability is supported by an extension While the SL SuperSet includes a number of new capabilities for power-reduction, each circumvents to the basic Intel386 architecture, rather than by appropriating some aspect of the original architecture that may or may not be needed for a particular piece of software. All of the resources of the original 8086, 80286, and Intel386 Family processors are thus preserved intact, ensuring full compatibility with all existing application programs and operating systems.

80286, and Intel386 Family microprocessors and all of the 8086 and Intel386 Microprocessor operating systems now in use, including MS-DOS, OS/2, Windows 3.0, Windows-386, and UNIX System V. Systems built with these products can therefore be made fully compatible at both the hardware and software levels with all existing business and scientific applications programs developed for the 8086,

## Related Publications

specifications, or timing parameters. For design information of this type, consult the following related Microprocessor SuperSet, and makes no attempt to describe its underlying instruction set, electrical This manual gives only a glimpse of the architecture and peripheral capabilities of the Intel386 SL publications:

Intel386 SL Microprocessor SuperSet System Design Guide, Intel Order No. 240816

Intel386 SL Microprocessor SuperSet Programmer's Reference Manual, Intel Order No. 240815

Intel386 SL Microprocessor SuperSet Data Sheet, Intel Order No. 240814

Intel386 SL Microprocessor Software Writer's Guide, Intel Order No. 231499

# 82077AA CHMOS Single-Chip Floppy Disk Controller

#### Introduction

returned from the drive are sent through on-chip input buffers with hysteresis for noise immunity. The drive control signals are fully decoded and have 40 mA drive buffers with selectable polarity. Signals on the data bus plus 100% hardware register compatibility for PC-AT's and PS/2's. Features of the The 82077AA is a true single-chip floppy disk, and tape drive controller for the PC-AT and PS/2. The 82077AA, a 24 MHz crystal, a resistor package and a chip select implement a complete design. All integrated analog data separator needs no external compensation yet allows for a wide motor speed variation with exceptionally low soft error rates. The microprocessor interface has a 12 mA drive buffer 82077AA controller include:

- single-chip floppy disk solution
  - 100% PC AT compatible
- 100% PS/2 compatible
- 100% PS/2 Model 30 compatible
- integrated drive and data bus buffers
- integrated analog data separator
  - 250 Kbits/sec
- 300 Kbits/sec
- 500 Kbits/sec
- 1 Mbits/sec
- high-speed processor interface
- perpendicular recording support
- integrated tape drive support
- 12 mA host interface drivers, 40 mA disk drivers
- four fully decoded drive select and motor signals
- programmable write precompensation delays
- addresses 256 tracks directly, supports unlimited tracks
- 16 byte FIFO
- 68-pin PLCC package

Upon reset, (Pin 32) the 82077AA defaults to 8272A functionality. New features are either selected via hardware straps or new commands. The 24 MHz clock can be supplied either by a crystal or a MOS level square wave. All internal timings are referenced to this clock or a scaled count which is data rate dependent.

The crystal oscillator must be allowed to run for 10 ms after VCC has reached 4.5V or exiting the POWERDOWN mode to guaranteed that it is stable.

Table 5-5. 82077AA Crystal Specifications

Parameter	Specificaton
Frequency	24 MHz ± 0.1%
Моде	Parallel Resonant Fundamental Mode
Series Resistance	Less than 40 $\Omega$
Shunt Capacitance	Less than 5 pF

## Microprocessor Interface

and a data bus. The address lines select between configuration registers, the FIFO and control/status registers. This interface can be switched between PC AT, Model 30, or PS/2 normal modes. The PS/2 The interface consists of the standard asynchronous signals. RD, WR, CS, A0-A3, INT, DMA control register sets are a superset of the registers found in a PC-AT.

## Status, Data, and Control Registers

The base address range is supplied via the CS pin. For PC-AT or PS/2 designs this would be 3F0 Hex to

Table 5-6. 82077AA Status, Data and Control Registers

A0
œ
<u>«</u>
R
RW
<u>«</u>
>
RW
<b>c</b>
<b>X</b>

#### Reset

There are three sources of reset on the 82077AA; the RESET pin, a reset generated via a bit in the DOR and a reset generated via a bit in the DSR. All resets take the 82077AA out of the power down state.

On entering the reset state, all operations are terminated and the 82077AA enters an idle state. Activating reset while a disk write activity is in progress will corrupt the data and CRC. On exiting the reset state, various internal registers are cleared, and the 82077AA waits for a new command. Drive polling will start unless disabled by a new CONFIGURE command.

## RESET Pin ("Hardware") Reset

The RESET pin is a global reset and clears all registers except those programmed by the SPECIFY command. The DOR Reset bit is enabled and must be cleared by the host to exit the reset state.

## DOR Reset vs DSR Reset ("Software" Reset)

automatically upon a pin RESET. The user must manually clear this reset bit in the DOR to exit the These two resets are functionally the same. The DSR Reset is included to maintain 82072 compatibility. Both will reset the 8272 core which affects drive status information. The FIFO circuits will also be reset if the LOCK bit is a "0". The DSR Reset clears itself automatically while the DOR Reset requires the host to manually clear it. DOR Reset has precedence over the DSR Reset. The DOR Reset is reset state.

#### **DMA Transfers**

activating the DRQ pin during a data transfer command. The FIFO is enabled directly by asserting DMA transfers are enabled with the SPECIFY command and are initiated by the 82077AA by DACK and addresses need not be valid.

#### **Drive Interface**

The \$2077AA has integrated all of the logic needed to interface to a floppy disk or tape drives which use floppy interface. All drive outputs have 40 mA drive capability and all inputs use a receive buffer with hysteresis. The internal analog data separator requires no external components, yet allows for an extremely wide capture range with high levels of read-data jitter, and ISV. The designer needs only to run the 82077AA disk drive signals to the disk or tape drive connector.

#### Cable Interface

buffers. INVERT pulled to VCC disables the internal buffers; pulled to ground will enable them. There The INVERT pin selects between using the internal buffers on the 82077AA or user supplied inverting is no need to use external buffers with the 82077AA in typical PC applications. The polarity of the DENSEL pin is controlled through the IDENT pin, after hardware reset. For 5.25-inch drives a high on DENSEL tells the drive that either the 500 Kbps or 1 Mbps data rate is Additionally, the two types of drives have different electrical interfaces. Generally, the 5.25-inch drive uses open collector drivers and the 3.5-inch drives (as used on PS/2) use totem-pole drivers. The output buffers on the 82077AA do not change between open collector or totem-pole, they are always selected. for some 3.5-inch drives the polarity of DENSEL changes to a low for high data rates.

### **Controller Phases**

Command, For simplicity, command handling in the 82077AA can be divided into three phases: Execution and Result. Each phase is described in the following sections.

#### Command Phase

After a reset, the 82077AA enters the command phase and is ready to accept a command from the host. For each of the commands, a defined set of command code bytes and parameter bytes has to be written to the 82077AA before the command phase is complete. These bytes of data must be transferred in the order prescribed.

#### 5-16 Service Manual

## 82077AA CHMOS Single-Chip Floppy Disk Controller

82077AA asserts RQM again to request each parameter byte of the command, unless na illegal Before writing to the 82077AA, the host must examine the RQM and DIO bits of the Main Status Register. ROM, DIO must be equal to "1" and "0" respectively before command bytes may be written. RQM is set false by the 82077AA after each write cycle until the received byte is processed. The command condition is detected. After the last parameter byte is received, RQM remains "0", and the 82077AA automatically enters the next phase as defined by the command definition. The FIFO is disabled during the command phase to retain compatibility with the 8272A, and to provide for the proper handling of the "Invalid Command" condition.

#### **Execution Phase**

All data transfers to or from the 82077AA occur during the execution phase, which can proceed in DMA or non-DMA mode as indicated in the SPECIFY command. Each data byte is transferred by an INT or DRQ depending on the DMA mode. The CONFIGURE command can enable the FIFO and set the FIFO threshold value. The following paragraphs detail the operation of the FIFO flow control. In these descriptions <threshold> is defined as the number of bytes available to the 82077AA when service is requested from the host, and ranges from 1 to 16. The parameter FIFOTHR which the user programs is one less, and ranges from 0 to 15. A low threshold value (i.e., 2) results in longer periods of time between service requests, but requires faster servicing of the request, for both read and write cases. The host reads (writes) from (to) the FIFO until empty (full), then the transfer request goes inactive. The host must be very responsive to the service request. This is the desired case for use with a "fast" system.

A high value of threshold (i.e., 12) is used with a "sluggish" system by affording a long latency period after a service request, but results in more frequent service requests.

## Non-DMA Mode, Transfers from the FIFO to the Host

The INT pin and RQM bits in the Main Status Register are activated when the FIFO contains pin can be used for interrupt driven systems and RQM can be used for polled systems. The host must respond to the request by reading data from the FIFO. This process is repeated until the last byte is transferred out of the FIFO. The 82077AA will deactivate the INT pin and RQM bit when the FIFO (16-<threshold>)bytes, or the last bytes of a full sector transfer have been placed in the FIFO. The INT

## Non-DMA Mode, Transfers from the Host to the FIFO

has <threshold> bytes remaining in the FIFO. The INT pin will also be deactivated if TC and DACK# both go inactive. The 82077AA enters the result phase after the last byte is taken by the 82077AA from The INT pin and RQM bit in the Main Status Register are activated upon entering the execution phase of data transfer commands. The host must respond to the request by writing data into the FIFO. The INT pin and RQM bit remain true until the FIFO becomes full. They are set true again when the FIFO the FIFO (i.e., FIFO empty condition).

## DMA Mode, Transfers from the FIFO To the Host

The 82077AA activates the DRQ pin when the FIFO contains (16-<threshold>) bytes, or the last byte of a full sector transfer has been placed in the FIFO. The DMA controller must respond to the request by reading data from the FIFO. The 82077AA will deactivate the DRQ pin when the FIFO becomes empty. DRQ goes inactive after DACK# goes active for the last byte of a data transfer (or on the active edge of RD#, on the last byte, if no edge is present on DACK#). A data underrun may occur if DRQ is not removed in time to prevent an unwanted cycle.

## DMA Mode, Transfers from the Host to the FIFO

DACK# goes active for the last byte of a data transfer (or on the active edge of WR# of the last byte, if The 82077AA activates the DRQ pin when entering the execution phase of the data transfer commands. The DMA controller must respond by activating the DACK# and WR# pins and placing data in the FIFO. DRQ remains active until the FIFO becomes full. DRQ is again set true when the FIFO has <threshold> bytes remaining in the FIFO. The 82077AA will also deactivate the DRQ pin when TC becomes true (qualified by DACK#), indicating that no more data is required. DRQ goes inactive after no edge is present on DACK#). A data overrun may occur if DRQ is not removed in time to prevent an

## Data Transfer Termination

The 82077AA supports terminal count explicitly through the TC pin and implicitly through the underrun/overrun and end-of-track (EOT) functions. For full sector transfers, the EOT parameter can define the last sector to be transferred in a single or multi-sector transfer. If the last sector to be transferred is a partial sector, the host can stop transferring the data in mid-sector, and the 82077AA will continue to complete the sector as if a hardware TC was received. The only difference between these implicit functions and TC is that they return "abnormal termination" result status. Such status indications can be ignored if they were expected. Note that when the host is sending data to the FIFO of the 82077AA, the internal sector count will be complete when 82077AA reads the last byte from its side of the FIFO. There may be delay in the removal of the transfer request signal of up to the time taken for the 82077AA to read the last 16 bytes from the FIFO. The host must tolerate this delay.

#### Result Phase

The generation of INT determines the beginning of the result phase. For each of the commands, a defined set of result bytes has to be read from the 82077AA before the result phase is complete. These bytes of data must be read out for another command to start. RQM and DIO must both equal "1" before the result bytes may be read from the FIFO. After all the result bytes have been read, the RQM and DIO bits switch to "1" and "0" respectively, and the CB bit is cleared. This indicates that the 82077AA is ready to accept the next command.

## 82077AA CHMOS Single-Chip Floppy Disk Controller

## SENSE INTERRUPT STATUS

An interrupt signal on INT pin is generated by the 82077AA for one of the following reasons:

- Upon entering the Result Phase of:
  a.READ DATA Command
  b.READ TRACK Command
  c.READ ID Command
  d.READ DELETED DATA Command
  e.WRITE DATA Command
  f.FORMAT TRACK Command
  g.WRITE DELETED DATA Command
  h.VERIFY Command
- End of SEEK, RELATIVE SEEK or RECALIBRATE Command.
- 82077AA requires a data transfer during the execution phase in the non-DMA Mode.

of Status Register 0, identifies the cause of the interrupt. If a SENSE INTERRUPT STATUS command The SENSE INTERRUPT STATUS command resets the interrupt signal and via the IC code and SE bit is issued when no active interrupt condition is present, the status register STO will return a value of 80h (invalid command).

Table 5-7. 82077AA Interrupt Identification

SE	C	Interrupt Due To
0	11	Polling
-	00	Normal Termination of SEEK or RECALIBRATE command
1	10	Abnormal Termination of SEEK or RECALIBRATE command

INTERRUPT STATUS command must be issued immediately after these commands to terminate them and to provide verification of the head position (PCN). The H (Head Address) bit in STO will always return a "0". If a SENSE INTERRUPT STATUS is not issued, the drive, will continue to be BUSY and The SEEK, RELATIVE SEEK and the RECALIBRATE commands have no result phase. SENSE may effect the operation of the next command.

#### Compatibility

The 82077AA was designed with software compatibility in mind. It is a fully backwards compatible solution with the older generation 8272A and NEC765A/B disk controllers. The 82077AA also implements on-board registers for compatibility with the Personal System/2s as well as PC/AT and PC/XT floppy disk controller subsystems. Upon a hardware reset of the 82077AA, all registers, functions and enhancements default to a PS/2, PC/AT, or PS/2 Model 30 compatible operating mode depending on how the IDENT and MFM pins are sampled during Hardware Reset.

## Register Set Compatibility

architectural growth of the IBM personal computer line. Table 5-8 indicates the registers required for The register set contained within the 82077AA is a culmination of hardware registers based on the compatibility based on the type of computer.

Table 5-8. 82077AA Register Support

82077AA Register	8272A	82072	PC/XT	PC/AT	PS/2	MOD 30
SRA					×	×
SRB					×	×
DOR			×	×	×	×
MSR	×	×	×	×	×	×
DSR		×				
Data (FIFO)	×	×	×	×	×	×
DIR				×	×	×
CCR		×		×	×	×

## PS/2 vs. AT vs. Model 30 Mode

pins are provided. The 82077AA is placed into the proper mode of operations upon Hardware RESET with the appropriate settings of the IDENT and MFM pins. The proper settings of the IDENT and MFM pins are described in IDENT's pin description. Differences between the three modes are described in To maintain compatibility between PS/2, PC/AT, and Model 30 environments the IDENT and MFM the following sections.

#### PC/AT Mode

IDENT strapped high causes the polarity of DENSEL to be active high for high (500 Kbps/1 Mbps) data rates (typically used for 5.25-inch drives). This polarity of DENSEL assumes INVERT# to be low. If the DMAGATE bit is written to a "0" in the Digital Output Register (DOR), DRQ and INT will tristate. If DMAGATE is written to a "1", then DRQ and INT will be driven appropriately by the 82077AA.

TC is an active high input signal that is internally qualified by DACK# being active low.

## 82077AA PC/AT Solution

decode addresses 03F0h thru 03F7h when AEN(Address Enable) is low. An alternative address decode solution could be provided by using a 74LS133 13-input NAND gate and 74LS04 invertor to decode A3-A14 and AEN. Although the PC/AT allows for a 64K I/O address space, decoding down to a 32K The 82077AA integrates the entire PC/AT controller design with the exception of the address decode on a single chip. The chip select for the 82077AA is generated by a 16L8 PAL that is programmed to I/O address space is sufficient with the existing base of add-in cards.

controller with a 150 Ω resistor pack. The 82077AA disk interface inputs contain a schmitt trigger input A direct connection between the disk interface and the 82077AA is provided by on-chip output buffers with a 40 mA sink capability. Open collector outputs from the disk drive are terminated at the disk structure for higher noise immunity. The host interface is a similar direct connection with 12 mA sink capabilities on DB0-DB7, INT and DRQ.

An I/O address map of the complete register set for the PC/AT floppy disk controller is shown in Table 5-9

Table 5-9. 82077AA I/O Address Map for the PC/AT

Description	Unused	Unused	Digital Output Register	Unused	Main Status Register	Data Register	Unused	Data Rate Select Register	Digital Input Register
Access Type	1		Write		Read	Read/Write		Write	Read
I/O Address	3F0h	3F1h	3F2h	3F3h	3F4h	3F5h	3F6h	3F7h	3F7h

Table 5-10 indicates the drive and media types the PC/AT disk controller can support.

Table 5-10. 82077AA Standard PC/AT Drives and Media Formats

Capacity	Drive Speed	Data Rate	Sectors	Cylinders
360 KB	300 RPM	250 Kbps	6	40
360 KB*	360 RPM	300 Kbps	6	40
1.2 MB	360 RPM	500 Kbps	15	80

<sup>\*360</sup> Kbyte diskette in a 1.2 Mbyte drive

## 31/2-inch Drive Interfacing

Typically DENSEL is active high for high (500 Kbps/1 Mbps) data rates on 51/4-inch drives. And The 82077AA is designed to interface to both 31/2-inch and 51/4-inch disk drives. This is facilitated by the 82077AA by orienting IDENT to get the proper polarity of DENSEL for the disk drive being used. DENSEL is typically active low for high data rates on 3½-inch drives.

## 31/2-inch Drives under the AT Mode

When interfacing the 82077AA floppy disk controller with a  $3^1/2$ -inch disk drive in a PC/AT application, it is possible that two design changes will need to be implemented for the design discussed in "82077AA PC/AT Solution" above. Most 31/2-inch disk drive incorporate a totem pole interface structure as opposed to open collector.

Outputs of the disk drive will drive both high or low voltage levels when the drive is selected, and float only when the drive has been deselected. These totem pole outputs generally can only sink or source 4 mA of current. As a result, it is recommended to replace the 150 Ω termination resistor pack with a 4.7 KΩ package to pull floating signals inactive. Some other 3½-inch drives do have an open collector interface, but have limited sink capability. In these cases, the drive manufacturer manuals usually suggest a 1 KΩ termination.

A second possible change required under "AT mode" operation involves high capacity 31/2-inch disk drives that utilize a density select signal to switch between media recorded at a 250 Kbps and 500 Kbps data rate. The polarity of this signal is typically inverted for 31/2-inch drives versus 51/4-inch drives. Thus, an invertor can be added between the DENSEL output of the 82077AA and the disk drive interface connector when using 31/2-inch drives.

But drives that do not support both data rates or drives with an automatic density detection feature via an optical sensor do not require the use of the DENSEL signal. Another method is to change the polarity of IDENT with a drive select signal. ORing RESET with the drive select signal (DS0-3) used for the  $3\frac{1}{2}$ -inch disk drive will produce the proper polarity for DENSEL (assuming INVERT# is low).

For the complete data sheet on 82077AA, please refer to Intel's Peripheral Components data book, order number: 296467-002.

## WD90C20 VGA Controller

## **Description and Application**

The WD90C20 is a VGA display controller that has been optimized for applications that require flat panel display support. It is an extension of the WD90C00 and as such supports all of the WD90C00's features and modes when driving a standard CRT. The WD90C20's highly integrated design includes a complete Micro Channel or AT-compatible bus interface, as well as an on-chip PS/2 compatible RAMDAC with integral monitor detection logic. The controller's 1.25 micron CMOS construction and power-management features significantly reduce the power required for the display subsystem. Flat panel displays supported include all 640 by 480 monochrome and color liquid crystal displays (LCD), as well as Plasma displays.

Features of the WD90C20 VGA controller include:

- On-chip Micro Channel interface
- On-chip 8- or 16-bit AT bus interface
- Directly drives CRT, Plasma and monochrome and color LCD displays
- On-chip frame rate modulation logic
- Supports all functions of WD90C00 VGA chip in CRT mode
- 32-, 16-, or 8-shade gray scale mapping
- Software-selectable vertical screen centering
- On-chip PS/2-compatible RAMDAC
- On-chip monitor detection logic
- 45 MHz maximum video clock
- Flexible power management features
- VCC may be removed in powered system
- 256 color support for TFT and DSTN color LCDs

## Theory of Operation

sequencer, a graphics controller, an attribute controller, a flat panel interface, and a RAMDAC. The The WD90C20 contains six major functional modules. In addition to the CRT controller, there is a WD90C20 handles all display buffer management functions, including display refresh cycles, memory refresh cycles, and the arbitration and sequencing of host access cycles.

#### Sequencer

The sequencer provides the display memory control signals and timing. It also provides the synchronization between the CRT controller and the attribute controller. The sequencer controls the arbitration between the CPU cycle and the CRT cycle, or the CPU cycle and the memory refresh cycle.

### **Graphics Controller**

The graphics controller manages data flow between video memory and the attribute controller during active display (non-blanked) periods. It also controls system microprocessor reads from and writes to the video memory, using the time slots defined by the sequencer.

### **Attribute Controller**

controls display attributes such as blinking, underlining, cursor, scrolling, reverse video (as well as background or foreground video) in VGA and enhanced VGA BIOS modes. The attribute controller modifies the CRT display data stream in graphics and character modes. It

#### Flat Panel Adapter

The flat panel adapter section includes color-to-gray scale mapping, RAM mapping, shading control, and panel interface logic.

#### RAMDAC

The WD90C20's on-board RAMDAC is a low power, PS/2-compatible device with special power down modes and PS/2 monitor detection logic. The RAMDAC's 256 by 18 color look-up table has triple 6-bit D/A converters, a pixel mask register, and composite blank generation on the three channels. Options supported include a programmable pedestal (0 or 7.5 IRE) and the use of an external voltage reference. Without external buffering the RAMDAC will generate RS-343A-compatible video signals into a singly terminated 75 Ω load. Integral and differential linearity errors are a maximum of  $\pm 1/4$  LSB.

### WD90C20 Interfaces

The WD90C20 has five main system interfaces: the CPU, a display memory, a RAMDAC/CRT, a clock, and a flat panel display. In most implementations, these interfaces eliminate the need for glue

#### CPU Interface

The WD90C20 host interface supports both the AT and Micro Channel buses with both eight and sixteen bit data path widths. The WD90C20 may also be directly connected to the bus if drive requirements permit. The bus mode is determined by the status of the configuration register bit, CNF(2), which is loaded by the de-assertion of reset. The value that is loaded reflects the status of one of the memory data pins at reset.

sixteen bits wide, depending on the video mode selected. Because of their architecture, EGA type planar modes are restricted to eight bit display data transfers. Text and 256 color extended modes allow I/O transfers to and from the device are eight bits wide, and display memory transfers are eight or 16 bit transfers on a 16 bit bus. The controller generates wait states as required during display memory accesses. Wait states are not generated for I/O or video BIOS ROM accesses. Special I/O ports, such as 46E8h (when in AT bus mode) for setup, and 102h for VGA enable, are internally implemented.

## Display Memory Interface

The WD90C20 generates all signals and memory timing required to operate the display memory. It directly controls three display memory sizes, 256K, 512K, and one megabyte, as shown in Table 5-11.

Table 5-11. WD90C20 Memory Sizes

Memory Size	No. and Type of DRAM Required
256 KB	8 64K x 4 DRAMs, or 2 64K x 16 DRAMS
512 KB	16 64K x 4 DRAMs or 4 64K x 16 DRAMs
1 MB	8 64K x 16 DRAMs or 8 256K x 4 DRAMs

120 ns devices may be used. If 256 color CRT modes are to be supported, 100 ns DRAMs and a 45 MHz MCLK are required. The WD90C20 includes special offset registers that allow the host to Page mode memories are required for all configurations. With a 36 MHz memory clock (MCLK), address up to 1 MB of display memory.

## CRT/RAMDAC Interface

In addition to its internal RAMDAC, the WD90C20 allows the use of an external RAMDAC. This is helpful in specialized applications where a 24-bit wide color lookup table or pixel demultiplexing (to obtain higher video rates) is required. The external RAMDAC interface will support any Bt471/478/476 compatible device.

#### Clock Interface

The WD90C20 has four clock input signal pins. Three of these (VCLKO, VCLK1, and VCLK2) are normally connected to oscillators. VCKL1 and VCLK2 may be configured to control an external clock multiplexor or clock generator, such as the WD90C61. In this configuration, VCLK0 becomes the clock input while VCLK1 and VCLK2 become outputs used to drive the multiplexor select inputs.

The memory clock input, MCLK, is used by the internal logic to generate all memory timing and may be up to 36 MHz for 120 ns DRAMs or 45 MHz for 100 ns DRAMs.

#### Flat Panel Interface

The WD90C20 is designed to interface with 640 by 480 LCD or Plasma panels. The flat panel interface lines change function to support the specific panel type chosen. Table 5-12 summarizes their use for each mode of operation. When in LCD mode with frame rate modulation selected, the controller supplies 8 pixels per shift clock (four for the upper panel and four for the lower). If pulse width modulation is selected, the controller provides two pixels per shift clock (one four bit pixel for the upper screen and one four bit pixel for the lower screen). When in Plasma mode, pulse width modulation is used to provide shading, while the controller supplies one pixel (four bits per pixel) per clock.

dithering. Each pixel (three bits, one each for R, G, and B), with dithering, provides 16 colors. The user can select any 16 out of 26 colors by programming a 32 x 5 mapping RAM. When in color STN LCD mode, the controller supplies 2 pixels per shift clock and uses hardware

Table 5-12. Display Interface Output Functions

CCD	PLASMA	CRT
UD (3:0)	VD (3:0)	P (7:4)
LD (3:0)	Reserved	P (3:0)
FR	Reserved	BLANK
FР	۸S	VSYNC
<u>-</u> -	HS	HSYNC
XSCLK	XSCLK	Reserved
WGTCLK	ENABLE	Reserved
Reserved	Reserved	PCLK

Table 5-13. LCD Data Bit Assignments

Monochrome	Color I CD
UD (3)	B1
UD (2)	G1
UD (1)	R1
(0) an	Border Information
LD (3)	B2
LD (2)	62
LD (1)	R2
(0)	Reserved

## Power-Up Configuration

An internal eight-bit configuration register, CNF, controls the behavior of the major interfaces. Its bits are loaded with the inverted state of memory data lines 0 through 7 at the time RESET is deasserted. Pull-up or pull-down resistors on the MD lines are used to set the configuration.

## Flat Panel Support Considerations

Supporting VGA compatible graphics on flat panel displays involves several non-trivial issues, including:

- Display timing differences
- Screen size mapping
- Color-to-gray scale mapping
- Shading mechanics
- Split screen refresh

The following paragraphs address each of these issues.

## Display Timing Differences

Typically, flat panel displays have different timing requirements from a CRT. To overcome this problem, the WD90C20 provides a set of hidden display timing registers, which are read/write protected in locked mode.

## Screen-Size Mapping

Unlike those of a CRT, the pixels on a flat panel display are real, discrete entities of a fixed size. This can result in problems when different display modes are mapped onto a single panel. The WD90C20 has been designed to support VGA and various backward compatible display mode; on a 640 by 480 dot flat panel and it provides integral hardware support to deal with screen size incompatibilities.

In case of backward compatible display modes, such as EGA, which has a maximum resolution of 640 by 350, the vertical resolution of the mode is less than the number of dots of vertical resolution of the panel. This results in an active display area that is smaller than that of the panel and shifted up on the display. There are two ways to handle such situations, both of which are supported by the WD90C20. The simplest approach is to keep the vertical resolution of the display mode constant but center the active display area vertically on the panel. In the case of an EGA 350 line mode being displayed on a 480 line panel, this would involve shifting the active display area down 65 lines (that is, 480 minus 350, the quantity divided by two).

be expanded by double scanning a portion of the active scan lines. Previously available controllers If the goal is to have the active display area fill the panel in all modes, then the active display area can simply double scan lines at regular intervals, every third line in the case of EGA 350 line modes. Future revisions of the WD90C20 will use an advanced proprietary algorithm that automatically expands to fill all 480 lines. This algorithm can be used to support better "screen scrolling" when in 350

Under certain display conditions, any expansion scheme can result in undesirable aliasing effects of the displayed data. For this reason the WD90C20 allows the system designer flexibility to choose between vertical expansion or centering as appropriate. Horizontal resolution issues involve 720 dot modes such as VGA text and Hercules graphics. In VGA test mode, the 9th dot in each character box is dropped. The net effect is a slight compression in the spacing between characters. Alternatively, a different font may be loaded, although a nonstandard font size may not be fully compatible.

## Color-to-Gray-Scale Mapping

The VGA standard defines how colors are mapped to 64 gray scale values on monochrome monitors. The mapping is based on the following RGB weighting equation:

$$I = .30R + .59G + .11B$$

Unfortunately, many of the currently available panels support at most sixteen shades and some support two. In order to provide faithful support of all of the standard VGA modes on a flat panel, the WD90C20 provides a range of features to map colors to intensities and control panel shading. Foremost among these is sophisticated logic that converts gray scale values into dithering patterns. Additionally, the device allows software modification of the weighting values used in the gray scale mapping

### Shading Mechanics

The WD90C20 supports shading via either frame rate or pulse width modulation. Pulse width modulation is handled via the display panel. The controller transfers 2, 3, or 4 bits per pixel to the driver logic on the panel, along with a high speed clock signal used to sequence the shading logic. Frame rate modulation, on the other hand, must be implemented in the display controller. The WD90C20 provides support for 2, 4, 8, 16, or 32 shade frame rate modulation with its integrated dithering controller. Any combination of dithering patterns can be selected via the dithering controller's mapping RAM. This design allows the WD90C20 to provide flicker-free frame rate modulation with frame rates as low as

### Split Screen Refresh

The WD90C20 provides complete support for panels that are split into upper and lower panels requiring simultaneous refresh. This type of refresh is typically used by non-active matrix LCDs and plasma panels.

## WD90C61 VGA Dual Clock Generator

#### Introduction

It simultaneously generates two clocks. One clock is for the video memory, the other is the video dot a dual clock generator for VGA applications. The Western Digital Imaging WD90C61 is clock. The WD90C61 Video Graphics Array clock generator is capable of producing different output frequencies under firmware control. The video output frequency is derived from a 14.318 MHz system clock available in IBM PC/XT/AT and Personal System/2 computers. It is designed to work with every Western Digital Imaging Video Graphics Array device to optimize video subsystem performance.

inputs. The selection of the video dot clock frequency is done through four inputs: VSELO, VSEL1, The video dot clock output may be one of six internally generated frequencies or one of two external VGA/TTL, and FCLKSEL. The video clock selection is latched by the SELEN signal (see Table 5-14). The inputs and truth table have been designed to allow a direct connection to one of the many Western WD90C61, two of the VGA's video clock inputs become outputs and directly drive the SELEN and Digital Imaging VGA controllers. When a Western Digital Imaging controller is used with VGA/TTL inputs.

latched with SELEN. VGA/TTL is an additional select input that selects frequencies for VGA modes when left high and frequencies for TTL modes when pulled low. Select input FCLKSEL overrides The WD90C61 generates the VCLK output as shown in Table 5-14. The VSELO and VSEL1 inputs are internal clock generation and passes through the FCLKIN clock input. The MCLK output is generated as shown in Table 5-15. The various VCLK and MCLK frequencies are achieved by multiplying the 14.318 MHz input frequency by a factor of N/32 (e.g., 44.74 is obtained with N = 100).

testing. External filter components are attached to the MCAP and VCAP pins for the internal phase lock The VCLKEN and MCLKEN inputs can tri-state the VCLK and MCLK outputs to facilitate board level

Features of the WD90C61 Dual Clock Generator include:

- Clock generator for the IBM compatible Western Digital Imaging Video Graphics Array (VGA)
- Generates six video clock frequencies (25.057, 28.189, 36.242, 16.108, 32.216 and 44.744 MHz) derived from a 14.318 MHz system clock frequency.
- On-chip generation of four (36.242, 41.612, 37.586 and 44.744 MHz) memory clock frequencies.
- Video clock is selectable among the six internally generated clocks and two external clocks.
- CMOS technology.
- 20-pin PLCC package.

Table 5-14. VCLK Selection

VCLKEN	VCLKEN FCLKSEL VGA/TTL	VGA/TTL	VSELO	VSEL1	SELEN+*	VCLK FREQUENCY
Open	1 or Open	1 or Open	0	0	<b>←</b>	25.057 MHz
Open	1 or Open	1 or Open	0	1	<b>←</b>	28.189 MHz
Open	1 or Open 1 or Open	1 or Open	1	0	<b>←</b>	EXTCLK pass-through
Open	1 or Open	1 or Open	-	1	<b>←</b>	36.242 MHz
Open	1 or Open 0	0	0	0	<b>←</b>	14.318 MHz
Open	1 or Open	0	0	1	←	16.108 MHz
Open	1 or Open 0	0	1	0	<b>←</b>	32.216 MHz
Open	1 or Open 0	0	_	1	×	44.744 MHz
Open	0	×	×	×	×	FCLKIN pass-through

<sup>\*</sup> Rising edge for SELEN (↑)

Table 5-15. MCLK Selection

MCLKEN	MSELO	MSEL1	MCLK FREQUENCY
Open	1 or Open	1 or Open 1 or Open 44.744 MHz	44.744 MHz
Open	1 or Open	0	37.585 MHz
Open	0	1 or Open	36.242 MHz
Open	0	0	41.612 MHz
0	×	×	Disabled

### WD90C61 Interface

well as analog filters and other user programmed inputs. Western Digital Imaging VGA controllers normally have a status bit that indicates to the VGA controller that it is working with a clock chip. When working with a clock chip the VGA controller changes two of its clock inputs VCLK1 and The WD90C61 has three system interfaces: System Bus, Feature Connector and VGA Controller, as VCLK2 to outputs. These outputs are used to select the required video clock frequency.

#### System Bus Inputs

The system bus inputs are listed below:

CLK1 VSEL0 VSEL1 The WD90C61 uses 14 MHz system bus clock as a reference to generate all its frequencies for both video and memory clocks. Address lines D2 and D3 are also commonly used as inputs to VSEL0 and VSEL1 for video frequency selection.

## VGA Controller Inputs

The VGA controller inputs are listed below:

VGA/TTL SELEN The WD90C61 is programmed to generate different video clock frequencies using the inputs of VSELO, VSEL1, and VGA/TTL. The signal VGA/TTL may be supplied by the VGA controller as is the case in Western Digital Imaging VGA controllers. The inputs VGA/TTL, VSEL0, and SVEL1 are latched with the signal SELEN. The SELEN input should be an active low pulse. This active low pulse is generated in Western Digital Imaging VGA controllers during I/O writes to 3C2h.

## VGA Controller Outputs

The VGA controller outputs are listed below:

MCLK VCLK MCLK and VCLK are the two clock outputs to the VGA controller.

## Feature Connector Inputs

The feature connector inputs are listed below:

FCLKIN FCLKSEL There are two inputs from the feature connector: FCLKIN and FCLKSEL. FCLKIN may be used as an alternate video clock. FCLKIN becomes the selected video clock if FCLKSEL goes low.

#### Analog Filters

The analog filters are listed below:

MCAP VCAP These connections are for the analog filters. The component values of the filters are critical. Care must be taken to ensure proper values over the entire operating range desired for the final product. The capacitor tolerances are  $\pm 20\%$ . The resistor tolerance is 2%.

## User Definable Inputs

The user definable inputs are listed below:


EXTCLK VCLKEN MCLKEN MSEL0 MSEL1 EXTCLK is an additional input that may be routed to the VCLKO output. This additional input is useful for supporting modes that require frequencies not provided by the WD90C61. VCLKEN and MCLKEN are the output enable signals for VCLK and MCLK.

MSEL0 and MSEL1 are the memory clock (MCLK) select lines. Table 5-15 shows how MCLK frequencies are selected. All signals in this group have internal pullup resistors.


## Appendix A


## Schematic Diagrams


•	, ,	
		•




Pen Computer Service Manual A-3









A-6 Pen Computer Service Manual







A-8 Pen Computer Service Manual




Pen Computer Service Manual A-9







Pen Computer Service Manual A-11




A-12Pen Computer Service Manua!




A-14Pen Computer Service Manual





Pen Computer Service Manual A-15







Pen Computer Service Manual A-17






Pen Computer Service Manual A-19






Pen Computer Service Manual A-21


A-22 Pen Computer Service Manual




Pen Computer Service Manual A -23




W\K-08




### COMPONANTS SIDE & PATTERN DRAWING OF PWB (AC ADAPTER)




BCB-ZOB COWBONENL



PCB-LED COMPONENT




PCB-MAIN COMPONENT



PCB-SUB PATTERN





PCB-LED PATTERN



PCB-MAIN PATTERN

# COMPONENTS SIDE OF PWB (DC/DC CONVERTER B'D)





# Appendix B

**Parts List** 

^				
		,		

### A. MECHANICAL PARTS LIST

.1	PART NUMBER 99101-102-020 95904-903-010	DESCRIPTION ASSY-BOTTOM (SEC) INSULATOR		SPECIFICATION  NOTEPAD1  DC/DC PWR , PVC T=0.3
: 2	96031-902-020	HOUSING		BOTTOM-HOU , PC/ABS
2	97641-900-120	DOOR		BATTERY , PC/ABS
2	97641-900-220	DOOR		LEFT I/O , THERWOPLA
2	97641-900-320	DOOR	×	RIGHT I/O , THERMOPLA
2	97641-900-420	DOOR	P	POWER JACK , THERMOPLA
2	98114-001-030	LABEL-BARCODE	S	SET, 55*12 , ALL MODEL
2	98114-375-036	LABEL-ID	Ş	SAMSUNG , NOTEPADI
2	98464-907-830	F00T	25	RUBBER , NEOPRENE
.1	99102-102-020	ASSY-TOP (SEC)	3	NOTEPAD1
2	96051-970-720	COVER-ASSY	Ħ	TOP-HOUSING, PC/ABS
2	96052-904-710	PANEL	Ŋ	DUMMY IC , PC/ABS
2	96602-900-720	HOLDER	¥	HOLDER-PEN , THERMOPLA
2	97621-900-020	KNOB	א	POWER, PC/ABS
2	97621-900-120	KNOB	Ω	CONTRAST , PC/ABS
2	97621-900-320		В	BRIGHTNESS , PC/ABS
2		KNOB		LED ACRYL
2	97652-900-110	LENS		1.100
	97652-900-110 97694-900-110	KNOB LENS BADGE	5 5	LOGO SEC , ELECTRO C

## B. ELECTRICAL PARTS LIST

			2
91083-331-750 91083-430-750 91083-470-751 91083-472-750	91083-221-710 91083-223-750 91083-225-750 91083-273-750 91083-302-750 91083-323-710	91083-104-750 91083-151-750 91083-153-750 91083-202-750 91083-203-750	PART NUMBER 99112-102-801 91083-000-751 91083-102-750 91083-103-750
R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP	R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP	R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP R-CARBON CHIP	DESCRIPTION  ASSY-MOTHER B/D  R-CARBON CHIP  R-CARBON CHIP
330 ,5% ,1/10W ,C 43 ,5% ,1/10W ,C 47 ,5% ,1/10W ,C 4.7K ,5% ,1/10W ,C	220 .1% .1/10W .C 22K .5% .1/10W .C 2.2M .5% .1/10W .C 2.7K .5% .1/10W .C 3K .5% .1/10W .C 324K .1% .1/10 .C 33 .5% .1/10W .C	100K ,5% ,1/10W ,C 150 ,5% ,1/10W ,C 15K ,5% ,1/10W ,C 2K ,5% ,1/10W ,C 20K ,5% ,1/10W ,C 20K ,5% ,1/10W ,C	SPECIFICATION  NOTEPAD1 MAIN B'D  0 ,5% ,1/10W ,C  1K ,5% ,1/10W ,C
02 R30, 45, 209, 254 03 R258, 264, 265 04 R268-275, 505  * Total Qty ==> R228, 250 R216 R35 01 R32, 36, 38-43 02 R206, 223-226 03 R235, 267  * Total Qty ==>	<b>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</b>	02 R210, 222, 223, 232 03 R239, 242, 246, 247 04 R259, 253, 259, 262 05 R263, 266, 500, 501 06 R509  * Total Qty ===> R2, R219, R508 R24, 25, 27, 212 R5, 8-11, 33 R248, 249 01 R3, 12, 214, 220 02 R225, 261  * Total Qty ===> 01 R18, 19, 279-286 07 R288	चा ४ चा चा
21 2 1	11 1 1 1 2 2	6 20402	1 1 3 3 5

C96, 505–507	2 :	50		71,5		01201 510 750	3
C96 505-507					o other state of the	01001 100 010	
	Z	1000		47nF	C-CERAMIC CHIP	91:301-470-640	>
C253, 254, 500, 501	z	, 100V	, %	33pF	C-CERAMIC CHIP	91301-330-740	2
<pre># Total Qty ===&gt;</pre>							
05 C297, 298		-					
04 C233-235, 290-292							
03 C91-94, 97							
02 C65, 66, 68, 69							
01 C53, 55-58, 61-63	z	,50V	%	270pF	C-CERAMIC CHIP	91301-271-751	2
C84, 86	z	,50V		22pF	C-CERAMIC CHIP	91301-220-751	2
* Total Qty ===>							
17 C299, 508-524							
16 C310-313							
15 C300-302, 304-307							
14 C284-288, 294, 296							
13 C267, 272-280							
12 C255, 258, 260-265							
11 C241-243, 249-252							
10 C230, 236, 237							
09 C224, 225, 227, 229							
08 C215-217, 219-221							
07 C203-206, 208-213							
06 C88-90,99							
05 C73, 75-77, 79-82							
04 060, 64, 67, 71, 72							
03 C41-43, 46-51, 59,							
02 C17, 22-25, 27-38							
01 C1, 2, 4, 6, 12, 16	×	50V	,10%	0. 1uF	C-CERAMIC CHIP	91301-104-310	2
C282	×	,50V		10nF	C-CERAMIC CHIP	91301-103-251	2
# Total Qty ===>							
02 C281							
01 C15, 502, 503	z	,50V	ŞŢ	1nF	C-CERAMIC CHIP	91301-102-751	2
R215, 237	,c	,1/10W	, %	8.2	R-CARBON CHIP	91083-822-751	. 2
R20, 21	°C	,1/10W	. 1%	75	R-CARBON CHIP	91083-750-710	2
R503, 504	°C	,1/10W	, 1%	6.8	R-CARBON CHIP	91083-682-710	2
R233	°C	,1/10W	Ş	5. 1M	R-CARBON CHIP	91083-515-750	2
R227, 2.14, 241, 245	,C	,1/10W	%	510K	R-CARBON CHIP	91083-514-750	2
* Total Oty ===>							
03 R506							
02 R213, 218, 240					•		
01 R6, 205, 208, 211	°C	,1/10W	%	51K	R-CARBON CHIP	91083-513-750	2
R31, 238	, C	,1/10W	%	510	R-CARBON CHIP	91083-511-750	2
1							
		NOITA	FCIFIC	Sp	DESCRIPTION	PART NIMBER	LEVEL
	REF-DESN  R31, 238  R6, 205, 208, 21  R213, 218, 240  R506  * Total Qty  R227, 2,4, 241, 241, R233  R503, 504  R200, 21  R215, 237  C15, 502, 503  C281  * Total Qty  C282  C1, 2, 4, 6, 12, 1  C17, 22-25, 27  C41-43, 46-51  C60, 64, 67, 71  C73, 75-77, 79  C88-90, 99  C203-206, 208  C215-217, 219  C230, 236, 237  C241-243, 246-51  C60, 64, 67, 71  C73, 75-77, 79  C88-90, 99  C203-206, 208  C215-217, 219  C300-302, 302, 304  C310-313  C299, 508-524  * Total Qty  C84, 86  C55, 65, 66, 68, 69  C65, 66, 68, 69  C91-94, 97  C233-235, 298  C297, 298	CC REF-DESN  CC R31, 238  C 01 R6, 205, 208, 21  02 R213, 218, 24(  03 R506  * Total Qty  C R227, 2,4, 241, 241, 26  C R233  C R503, 504  C R215, 237  N 01 C15, 502, 503  O2 C281  * Total Qty  C282  X 01 C1, 2, 4, 6, 12, 1  O2 C17, 22-25, 27  O3 C41-43, 46-51  O4 C60, 64, 67, 7, 76  O6 C88-90, 99  O7 C203-206, 206  O8 C215-217, 216  O9 C224, 225, 27  10 C230, 236, 237  11 C241-243, 246  12 C255, 258, 266  13 C267, 272-286  14 C284-288, 294  15 C300-302, 304  16 C310-313  17 C299, 508-524  * Total Qty  N C84, 86  N 01 C53, 55-58, 61-  O2 C65, 66, 68, 66  O3 C91-94, 97  O4 C233-235, 296  O5 C297, 298	OW .C REF-DESN  OW .C R31, 238  OW .C 01 R6, 205, 208, 21  02 R213, 218, 24(  03 R506  * Total Qty  R227, 24, 241, 241, 241, 241, 241, 241, 241,	CIFICATION CC REF-DESN  .5% ,1/10W,C 01 R6, 205, 208, 21  .5% ,1/10W,C 02 R213, 218, 24(  03 R506  # Total Qty  R227, 2.4, 241, 241, 258, 11/10W,C R233, 504  .1% ,1/10W,C R215, 237  .5% ,50V, N 01 C15, 502, 503  02 C281  # Total Qty  C281  # Total Qty  C281  # Total Qty  C282  .10% ,50V, X 01 C1, 2, 4, 6, 12, 1  03 C41-43, 46-51  04 C60, 64, 67, 71  05 C73, 75-77, 79  06 C88-90, 99  07 C203-206, 208  08 C215-217, 219  09 C224, 225, 27  10 C230, 236, 237  11 C241-243, 249  12 C255, 258, 266  13 C267, 272-288  14 C284-288, 294  15 C300-302, 304  16 C310-313  17 C299, 508-524  # Total Qty  C84, 86  .5% ,50V, N 01 C53, 55-58, 61-  02 C65, 66, 68, 68  03 C97, 298	PECIFICATION CC REF-DESN  ,5% ,1/10W, C 01 R6, 205, 208, 21  ,5% ,1/10W, C 01 R6, 205, 208, 21  ,5% ,1/10W, C 2233  ,1% ,1/10W, C R27, 2,44, 241, 823, 258  ,5% ,50V, N 01 C15, 502, 503  ,5% ,50V, X C282  F ,10% ,50V, X 01 C1, 2, 4, 6, 12, 1  03 C41-43, 46-51  04 C60, 64, 67, 71  05 C73, 75-77, 79  06 C88-90, 99  07 C203-206, 208  08 C215-217, 21;  09 C224, 225, 23;  11 C241-243, 244  12 C255, 258, 260  13 C267, 272-280  14 C284-288, 294  15 C300-302, 304  16 C310-313  17 C299, 508-524  * Total Qty  5% ,50V, N 01 C53, 55-58, 61-68, 68, 68  03 C31-94, 97  04 C233-235, 296  05 C297, 298	SPECIFICATION CC REF-DESN  510 , 5% , 1/10W , C 01 R6, 205, 208, 21  51K , 5% , 1/10W , C 02 R213, 218, 248  51K , 5% , 1/10W , C 02 R213, 218, 248  6. 8K , 1, 1/10W , C R227, 244, 241, 5.1M , 5% , 1/10W , C R233, 504  75 , 1% , 1/10W , C R233, 504  75 , 1% , 1/10W , C R233, 504  76 , 1% , 1/10W , C R252, 223, 234  1nF , 5% , 50V , N 01 C15, 502, 503  70 C17, 22-25, 27  10nF , 5% , 50V , X 02 C17, 22-25, 27  10nF , 5% , 50V , X 03 C41-43, 46-51  04 C60, 64, 67, 71  05 C73, 75-77, 79  06 C88-90, 99  07 C203-206, 206  10 C230, 236, 236, 231  11 C241-243, 249  12 C255, 258, 266  13 C267, 272-286  14 C284-288, 294  15 C300-302, 304  16 C310-313  17 C299, 508-524  22pF , 5% , 50V , N 01 C53, 55-58, 61-68, 66  270pF , 5% , 50V , N 01 C53, 55-58, 61-69, 69  05 C297, 298	DESCRIPTION SPECIFICATION CC REF-DESN R-CARBON CHIP 510 ,5% ,1/10\( \text{T} \) C 01 R6, 205, 208, 21 R-CARBON CHIP 51K ,5% ,1/10\( \text{W} \) C 02 R213, 218, 244 R-CARBON CHIP 51K ,5% ,1/10\( \text{W} \) C R27, 244, 241, R-CARBON CHIP 6, 8K ,1% ,1/10\( \text{W} \) C R235 R-CARBON CHIP 75 ,1% ,5% ,1/10\( \text{W} \) C R235, 504 R-CARBON CHIP 1n\( \text{F} \) ,5% ,50V ,N 01 C15, 502, 503 C-CERMIC CHIP 10n\( \text{F} \) ,5% ,50V ,X 01 C12, 4, 6, 12, 1 C-CERMIC CHIP 0, 1u\( \text{F} \) ,10% ,50V ,X 01 C12, 2-25, 23 C-CERMIC CHIP 0, 1u\( \text{F} \) ,10% ,50V ,X 01 C12, 4, 6, 12, 1 C-CERMIC CHIP 0, 1u\( \text{F} \) ,10% ,50V ,X 01 C12, 22-5, 23 C-CERMIC CHIP 0, 1u\( \text{F} \) ,10% ,50V ,X 01 C12, 24, 6, 12, 1 C-CERMIC CHIP 0, 2p\( \text{F} \) ,5% ,50V ,N 02 C-22, 225, 23 C-23, 236, 236 C-CERMIC CHIP 22p\( \text{F} \) ,5% ,50V ,N 01 C23, 236, 236 C-CERMIC CHIP 22p\( \text{F} \) ,5% ,50V ,N 01 C33, 55-88, 61 C-CERMIC CHIP 22p\( \text{F} \) ,5% ,50V ,N 01 C33, 55-88, 61 C-CERMIC CHIP 270\( \text{F} \) ,5% ,50V ,N 01 C33, 55-88, 61 C-CERMIC CHIP 270\( \text{F} \) ,5% ,50V ,N 01 C33, 235, 236, 236 C-CERMIC CHIP 270\( \text{F} \) ,5% ,50V ,N 01 C33, 323, 235, 236

	U30	, SUF-WZ0	MWAZ41	IC-INIER ACE	92111-002-410	
		7. 500 50	WASA.	IO INTERNATION	00111 000 410	:
_	0.11	PLCC-20	WD90C61	IC-CUSTOM	92109-911-284	.9
_	U <b>24</b>	,SOP-20	74HC4066	IC-MOS	92109-840-662	. 2
_	U12	,SOP-20	74ACT373	IC-MOS	92109-633-730	2
<b>∞</b>	* Total Qty ===>					
	02 U225, 227, 228, 504					
	01 U11, 14, 219, 224	,SOP-20	74ACT245	IC-MOS	92109-632-450	2
<b>∞</b>	* Total Qty ===>					
	02 U222, 226, 233, 234					
	01 110, 15, 218, 220	,SOP-20	74ACT244	IC-MOS	92109-632-444	2
1	U26	,SOP-16	74ACT175	IC-MOS	92109-631-751	2
ω	U30, 206, 221	,SOP-14	74ACT74	IC-MOS	92109-630-740	2
4	U16, 21, 36, 223	,SOP-14	74ACT32	IC-MOS	92109-630-320	2
ω	U22, 25, 208	,SOP-14	74ACT08	IC-MOS	92109-630-080	2
_	U216	SOP-14	74ACT04	IC-MOS	92109-630-040	2
1	U215	,SOP-14	74ACT02	IC-MOS	92109-630-020	2
2	U20, 217	SOP-14	74ACT00	IC-MOS	92109-630-001	2
1	U205	,SOP-14	74HCT123	IC-MOS	92109-621-230	2
1	U211	,SOP-14	<b>74HCT86</b>	IC-MOS	92109-620-860	2
1	U <b>210</b>	,SOP-14	74HCT14	IC-MOS	92109-620-140	2
2	U35, 40	SOP-14	<b>74HCT05</b>	IC-MOS	92109-620-050	2
2	C85, C246	6,16V ,G	47uf ,10%	C-TANTAL CHIP	91629-476-640	2
1	C202	6,50V ,G	4.7uF,10%	C-TANTAL CHIP	91629-475-531	2
7	* Total Qty ===>					
	02 C259, 268, 270					
	01 C74, 223, 244, 245	6,16V ,G	4.7uF , 10% , 16V	C-TANTAL CHIP	91629-475-530	2
2	C247, 314	,10%,25V ,G	22uf , 10a	C-TANTAL CHIP	91629-226-240	2
4	* Total Qty ===>					
	02 C309					
	01 C40, 257, 308	6,35V ,G	2.2uf,10%,35V	C-TANTAL CHIP	91629-225-330 C-TANTAL CHIP	2
20	* Total Qty ===>				ŀ	
	05 C289, 295, 100					
	04 C256, 266, 271, 283					
	03 C231, 232, 239, 248					
	02 C78, 87, 201, 226					
	01 C11, 26, 45, 54, 70	,10% ,16V ,G	10uF ,10a	C-TANTAL CHIP	91629-106-640	2
2	C214, 222	6,50V ,G	10uF ,10%	C-TANTAL CHIP	91629-106-530	2
ω	C207, 218, 228	6,35V ,G	10uF ,10%	C-TANTAL CHIP	91629-106-340	2
-	C504	6,16V ,G	luF ,10%	C-TANTAL CHIP	91629-105-640	2
	095			C-ELECTRONIC	91311-102-130	2
ω	C98, 101, 102	, <del>5</del> 0V	120pF,5%	C-CERAMIC CHIP	91302-121-751	2
2	C39, 52	,50V ,N	680pF,5%	C-CERAMIC CHIP	91301-681-750	2
	1					
ÇŢ,	CC REF-DESN	CATION	SPECIFICATION	DESCRIPTION	PART NUMBER	LEVEL

2 93:	2 933	2 933	2 933	2 933	2 933	2 933	2 93:	2 933			2 933		2 930	2 927	2 922	2 921		2 92	2 921	2 92:	2 92	2 92	2 921	2 921					2 921	2 921	2 921			2 921						2 921
93345-108-500	93345-108-100	93345-073-020	93345-051-002	93345-037-100	93345-017-260	93345-008-600	93345-007-140	93312-117-250	93312-117-150	93312-116-090	93310-030-020	93310-029-050	93004-102-001	92220-241-200	92220-158-171	92169-610-041	92169-341-483	92169-200-130	92139-900-710	92139-599-530	92139-599-520	92139-510-050	92139-239-061	92139-239-041	92139-222-220	92119-610-200	92119-603-240	92119-203-850	92119-201-180	92119-201-051	92115-561-101	92115-549-020	92115-521-042	92115-521-041	92115-187-420	92115-180-390	92113-685-021	92113-564-081	92113-464-160	92113-464-010
CONN-C/E	CONN-SOCKET	CONN-HEADER	CONN-JACK	CONN-SOCKET	CONN-DSUB	CONN-C/E	CONN-SOCKET	CONN-DSUB	CONN-DSUB	CONN-DSUB	CONN-HEADER	CONN-HEADER	PWB	DIODE-SCHOTTKY	DIODE-SCHOTTKY	IC-LINEAR	DIODE-SWITCHING	DIODE-RECTIFIER	PET	FET	PET	PET	TR-GENERAL	TR-GENERAL	TR-GENERAL	IC-LINEAR	IC-LINEAR	IC-LINEAR	IC-LINEAR	IC-LINEAR	IC-CUSTOM	IC-CUSTOM	IC-CUSTOM	IC-CUSTOM	IC-CPU	IC-CPU	IC-PAL	IC-SRAM	IC-DRAM	IC-DRAM
BMR-SMD	FFC-SMD	BM4W-THD	DIN-THD	HDR-THD	BMR-THD	BMR-THD	HDR-THD	BMR-THD	BMR-THD	BMP-THD	BM4W-THD	BM4W-THD	NP1-MAINOO1PCB	SGL41-20	1N5817	LT1004CS8	FDS04148-S	SS-13	2N7002LT1	SI9953DY	S19952DY	SMD10P05	MBT3906	MMBT3904	MMBT222CA	LT1020	LM324	LM385	LM358	TL7705A	WD90C20-LR, PQFP-132	TPC1010A	N82077SL	KU82360SIL	8742AH	80386SL-20, PQFP-196	N85C224-80	506408		44C1000
,50P ,2R	,20P ,1R	, 2P , 1R	, 6P	,10P ,1R	, 26P , 4R	,68P ,4R	, 14P , 1R	, 25P , 2R	,15P ,2R	, 9P , 2R	, 2P , 1R	, 5P , 1R	1PCB	, SMD , RE	, DO , RE	, SOP		SMD	SOT	,SOT ,SW	,SOT ,SW	, SOT-23, SW	, SOT-23, 2A	, SOT-23, 1A	, SOT-23, 1B	,SOP-10	,SOP-14	,SOP-8	, SOP-8	, SOP-8	, PQFP-132	, PLCC-68	, PLCC	, PQFP-196	, PLCC-44	, PQFP-196		, 8K#8	,64K*16	, 1Mx4
CN5	CNI	JP5	CN9	JP1, JP3	CN6	QV201	JP2, 2	QV4	CNS	QN7	BAI	SJI		D1, 2, 10, 11, 500	<b>D77</b>	U34	D4-6, 201-206	D501	U201, 202, U502	U41, 212, 214, 503	U39, U213	U203	0202	0201, 204, 205	0203	L31	U29	<b>E</b>	U <b>501</b>	U37	U229	U230	U207	U32	U <b>33</b>	U13	U28	U17, 18	U231, 232	U1-8
_	_	_	_	2	_	1	2	_	_	1	1	1	1	7	1	_	9	1	ယ	.4	2	1	1	ω	1	1	_	1	<b>—</b>	1	_	1	1	1	1	_	_	2	2	<b>∞</b>

LEVEL

PART NUMBER

DESCRIPTION

SPECIFICATION

OC REF-DESN

P)

00 00 00 00 00 00 00 00 00 00 00 00 00
24 MHZ , 30PPM , SM 32. 768 KHZ, 30PPM , SM 16 MHZ , 100PPM, TH 40 MHZ , 100PPM, TH 1. 8432 MHZ, 50PPM , HC 251004 (LITTEL) 251. 500 (LITTLE) TL5186 (TADIRAN) B/K CONN , SUS 0.15t BATTCONT, BECU C172 KBD BIOS, N386S/25 ROM BIOS, N386S/25 PCMCIA, 13*12MM, NOTEP PAL, 10*7MM, NOTEPADI NOTEPADI LCD CTRL B'D 1K , 5% , 1/10W , C 10K , 5% , 1/10W , C 1.2K , 1% , 1/10W , C 20K , 5% , 1/10W , C 20K , 20% , 1/40W , R 0.1uF , 10% , 50V , G
25 27 27 27 27 27 27 27 27 27 27
PAM, IH PAM, IH PAM, HC O.15t O.15t C172 C172 PAD1 PAD1 PAD1 PAD1 PAD1 PAD1 PAD1 PAD1
PM, TH PM
PM, IH PM, IH PM, IH PM, IH O. 15t O. 15t O. 15t C172 C172 C172 C172 C172 C172 C172 C172
PM, IH PM, IH PM, IH PM, IH PM, IH COLOR C
PM, TH PM, TH PM, TH PM, TH C172 0.15t 0.15t 0.15t 0.15t C172 C172 C172 C172 C172 C172 C172 C172
M, SM M, SM M, SM M, SM M, HC M, HC O.15t C.172 C.172 25 NOTEP PADI PADI PADI PADI PADI PADI PADI PAD
M, SM M, SM PM, TH PM, TH PM, TH O C C C C C C C C C C C C C C C C C C
A, TH  A, TH  A, TH  A, TH  C172  C172
M, TH M, TH M, TH C172
1, SM M, TH M, TH HC 1, HC 1, HC 1, HC 1, HC
7. 15t C172
A, SM A, TH A, TH A, HC
PM, TH PM
M, SM M, TH PM, TH
**************************************
M, SM M, TH M, TH
* * * . S
HT, MA
HI, MA
M. M.
3 . VM
2
14.31818M , 50PPM , SM
ACF451822-470(TDK)
ACF451822-470(TDK)
UCL 401097 1021 (178)
7
HF50ACB322513-T(TDK)
, 2R
, 2R
, 2R
, IR
, 2K

LEVEL

PART NUMBER

DESCRIPTION

SPECIFICATION

OC REF-DESN

PTY

2	CN2, 3	BMNW-THD , 14P , 1R	CONN-HEADER	93345-022-140	2
_		NP1-DGT001PCB	PWB	93004-102-801	2
ယ	L1-3	BLM21AO5PT (MURATA)	INDUCTOR	92410-321-050	2
1	IC4	W6002 , PQFP	IC-CUSTOM	92115-562-040	2
1	IC3	W6001 , PQFP	IC-CUSTOM	92115-562-030	2
1	ICI	W37700XX , PQFP	IC-CUSTOM	92115-562-020	2
1	102	W5000F , PQFP	IC-CUSTOM	92115-562-010	2
1	ICS	93C46 , 64*16	IC-EEPROM	92113-264-161	2
12	* Total Qty ==>				
	02 9, 13, 15, 17				
	01 C19-24, 3, 4, 9	4.7uF,+80,16V,Z	C-CERAMIC CHIP	91302-475-160	2
2	08, 10	0.47uF,+80,16V	C-CERAMIC CHIP	91302-474-160	2
2	06,7	39pF ,5% ,50V	C-CERAMIC CHIP	91302-390-750	2
1	C18	330pF ,50V ,Z	C-CERAMIC CHIP	91302-331-750	2
7	* Total Qty ===>				
	02 C12, 14, 16				
	01 C1, 2, 5, 11	0.1uF ,Z	C-CERAMIC CHIP	91302-104-120	2
-	RS	8.25K ,1% ,1/10W ,C	R-CARBON CHIP	91083-832-710	2
_	R17	82 ,5% ,1/10W ,C	R-CARBON CHIP	91083-820-750	2
œ	R7, 8, 25-29, 33	4.7 ,5% ,1/10W ,S	R-CARBON CHIP	91083-479-750	2
-	R6	47K ,5% ,1/10W ,C	R-CARBON CHIP	91083-473-750	2
2	R30, 32	4.7K ,5% ,1/10W ,C	R-CARBON CHIP	91083-472-750	2
2	R15, 16	39 ,5% ,1/10W ,C	R-CARBON CHIP	91083-390-750	2
-	RS	3.57K ,1% ,1/10 ,S	R-CARBON CHIP	91083-362-710	2
1	R14	3K ,5% ,1/10W ,C	R-CARBON CHIP	91083-302-750	2
_	R4	27K ,5% ,1/10W ,C	R-CARBON CHIP	91083-273-750	2
-	R5	2.2K ,1% ,1/10W ,C	R-CARBON CHIP	91083-222-710	2
2	R23, 24	220 ,1% ,1/10W ,C	R-CARBON CHIP	91083-221-710	2
-	<b>79</b>	22 ,1% ,1/10W ,C	R-CARBON CHIP	91083-220-710	2
4	R10-13	18K ,1% ,1/10W ,C	R-CARBON CHIP	91083-183-710	2
-	RI	IM ,1% ,1/10 ,C	R-CARBON CHIP	91083-105-710	2
_	R31	100K ,5% ,1/10W ,C	R-CARBON CHIP	91083-104-750	. 2
_	R18	10K ,5% ,1/10W ,C	R-CARBON CHIP	91083-103-750	2
-	R19	1K ,5% ,1/10W ,C	R-CARBON CHIP	91083-102-750	2
ယ	R20-22	100 ,5% ,1/10W ,C	R-CARBON CHIP	91083-101-751	2
-		ASS'Y DIGIT CTRL B'D NOTEPADI DIGIT CTRL	ASS'Y DIGIT CIRL B	99112-102-812	<u>.</u>
1	SWI	SSSS922(09539653M)	SWITCH-SLIDE	93510-314-020	2
1	SR1	SKHHAL h=4mm	SWITCH-SLIDE	93510-050-013	2
_	JP1	BM4W-THD , 14P , 1R	CONN-HEADER	93310-029-140	2
-		NP1-CTRL002PCB	PWB	93004-102-802	2
57	CC REF-DESN	SPECIFICATION	DESCRIPTION	PART NUMBER	TEVEL

		DUA , SM4-D LAM	FACALING CASE	024-026-01006	
- (		DOV CHE D I AM	DACKING CASE	09612 020 420	
.9		BOX 110*70vM ALL MOD	LABEL-BARCODE	98114-372-007	2
		P. E. WHITE	HANDLE-PAD	97663-900-510	2
_		P. E, WHITE	HANDLE-PACKING	97663-900-410	2
1		PROTECTIVE, ABS+LEATH	CARRYING CASE	96001-977-510	2
2		DESICCANT M-2 20GR	DRY-GEL	90899-100-013	2
1		NOTEPAD1	ASSY-PACKING (SEC)	99115-102-020	.1
1		DATE-CODE, BATTERY	LABEL-ETC	98114-375-064	2
1		WARNING BATTERY, SEC	LABEL-ETC	98114-375-063	2
1		10KR-1700AE (SANYO)	BATTERY-PACK	94719-102-810	: ယ
1		103AT-2	THERMISTOR	92189-900-920	: :
1		10KR-1700AE, GRID	BATTERY-PACK	94719-102-800	2
1		NOTEPADI MAIN BATT, S	ASSY-BATTERY (SEC)	99114-102-832	
1		6N-50AAA (SANYO)	BATTERY	94719-102-820	2
1		NOTEPADI AUX BATT PA	ASSY-BATTERY	99114-102-831	<u>.</u>
1		H6481L-FF (CITIZEN)	LCD-PANEL	94985-102-810	2
1		NOTEPADI LCD/DIGITIZ	ASS'Y LCD/DIGITIZER	99114-102-810	
1		20P, 40M, 1MM	CABLE-FLAT/FFC	93120-102-810	2
1		CTRL BD CBL, NOTEPAD1	HARNESS-ASSY	93056-102-003	2
1		HDD FPC CBL, NOTEPADI	HARNESS-ASSY	93056-102-002	2
1		INVERTER CBL, NOTEPAD	HARNESS-ASSY	93056-102-001	2
1		NOTE PADI	ASS'Y-HARNESS	99114-102-801	.1
0		3.5", M-2HD	DISKETTE-BLANK	94099-000-020	2
0		UL-1000	THINNER	90849-110-010	2
0		PD860002S/SP(HERAEUS	ADHESIVE-SMT	90809-100-041	2
0		NF-3000	FLUX	90479-100-010	2
0		1.0mm, Sn60/Pb40, KR-1	SOLDER	90469-200-230	2
0		SOLDER WIRE OA 1.0 S	SOLDER	90469-130-040	2
0		SOLDER WIRE OA 1.27M	SOLDER	90469-130-030	2
0		SOLDER WIRE OA O.5MM	SOLDER	90469-130-020	2
0		SOLDER PASTE/WS601 S	SOLDER	90469-130-010	2
0		S63S-BAR WATER	SOLDER-BAR	90469-120-210	2
0		SN63 PB37 3.0W WATER	SOLDER-WIRE	90469-100-008	2
1		NOTEPADI	ASSY-SUBMATERIAL	99112-102-SUB	.1
1		FAX/MODEM, SANSUNG	MANUAL-USERS GUIDE	98134-375-045	2
1		MODEM, 7 FEET 50M	CABLE-INTERFACE	93053-408-120	2
1		CH1789S (CERMETEK)	BOARD-ASSY	93042-450-050	2
1		NOTEPADI F-MODEM, SE	ASSY FAX-MODEM B'D	99112-102-851	.1
1		UP-201-04A (WACOM)	STYLUS-PEN	94992-100-003	2
1		STYLUS PEN 2 S/W	ASSY-PEN GRY	99112-102-830	.1
1	XI	16 MHZ , 30PPM , SM	CRYSTAL	94538-016-002	2
_	CNI	SMD ,30P ,1R	CONN-SOCKET	93345-312-300	2
QIY	CC REF-DESN	SPECIFICATION	DESCRIPTION	PART NUMBER	LEVEL
ì					

R40, 48	1	1.2K ,1% ,1/8W ,C	R-CARBON CHIP	91083-122-110	2
R29	_	10M ,5% ,1/8W ,C	R-CARBON CHIP	91083-106-150	2
R12, 13, 22, 56	1	100K ,5% ,1/8W ,C	R-CARBON CHIP	91083-104-150	2
R15, 54	_	100K ,1% ,1/8₩ ,C	R-CARBON CHIP	91083-104-110	2
R3, 16, 17, 28, 47	_	10K ,5% ,1/8W ,C	R-CARBON CHIP	91083-103-150	2
R9, 21, 30	_	10K , 1% , 1/8W , C	R-CARBON CHIP	91083-103-110	2
R7, 35, 38, 52	1		R-CARBON CHIP	91083-102-150	2
R5	_	100 ,5% ,1/8W ,C	R-CARBON CHIP	91083-101-150	2
	,	NOTEPAD1 DC/DC CONV	ASS'Y DC/DC CON B'D	99123-102-841	.1
		+M3*4 FE FZY(H/T)	SCREW-BH	97088-130-041	2
		HDD ,EGI	BRACKET	96612-923-010	2
		GO DRIVE 60AT	HDD	94971-325-060	2
		NOTEPADI, QUAN(60MB)	ASSY- HDD	99122-102-863	.1
		+1.0(W) SBR W4 FD	BAND-RUBBER	96634-900-310	2
		PV0305CBS6F105CGSVT	POWER-CORD	93053-861-620	2
		PW386SI/20 ,SI1	ASSY-ETC (SI1)	99119-102-802	.1
		BH + 2.6 20 FZ	SCREW-MACHINE	97088-126-203	2
		+2.6*5.0 FE FZY(H/T)	SCREW-BH	97088-126-051	2
		FH + M2.0 6.0 FZ	SCREW-MACHINE	97002-120-601	2
		INTERNAL C, PC/ABS VB	HOUSING	96031-902-110	2
		NOTEPAD1	ASSY-MECHANICAL	99117-102-010	.1
		NOTEPAD 1, ENGLISH	MANUAL-USERS GUIDE	98134-375-032	2
		NOTEPAD1 (US VER)	ASSY-USER'S(US VER)	99116-PM3-US1	.1
		MS-DOS 50A 3.5 SEC	DISKETTE-S/W ASSY	94091-500-200	2
		V5. 0A, US, 3. 5", SEC	ASSY-S/WOMNL(MSDOS)	99116-50A-US1	.1
		SYSTEM UTI, ENG, 3.5",	LABEL-DISKETTE	98114-913-310	2
		3.5", M-2DD	DISKETTE-BLANK	94099-000-010	2
		NOTEPAD UTIL 3.5 SEC	UTILITY S/W	94095-375-003	2
		NOTEPADI, UTIL, US	ASSY-S/WAMNIL(UTILITY NOTEPADI, UTIL, US	99116-102-8US	.1
		HDPE+PAPER	AIR-BAG CONTAINER	98794-202-110	2
		K550#5 A1(250)GR YEL	L-PAD	98704-903-020	2
		PALLETE , CB-SW4, B,	PAD	98703-902-510	2
		CLEANWRAP 20U X 500M	PE-FILM	98654-904-730	2
		PALLET , WOODEN 12	PALLET	98643-903-620	2
		PALLETE: ART PAPER 1	LABEL	98114-912-910	2
		LDPE 0.05TX2400	PE FILM	90899-900-110	2
		NOTEPAD1	ASSY-PALLET	99115-102-090	.1
		SYSTEM , EPE (EPERA)	CUSHION	98713-904-610	2
		MANUAL , EPS	CUSHION	98713-904-410	2
		CUSHION , SW1-B	PAD	98703-903-510	2
		, HDPE 100*	PE BAG	98654-906-010	2
		, HDPE 150*	PE BAG	98654-905-910	2
		, HDPE 290*	PE BAG	98654-905-310	2
REF-DESN	8	SPECIFICATION	DESCRIPTION	PART NUMBER	LEVEL

-	1 C10	, G	, 35V	F, 20%	4. 7uF	C-TANTAL CHIP	91629-475-310	2
-	1 G		,25V	, 20%	330uF	C-ELECTRONIC	91602-337-260	2
1	1 C11		•	F, 20%	220uf	C-ELECTRONIC	91602-227-161	2
-	1 C16	G	, 35V	, 20%	4. 7uF	C-ELEC CHIP	91312-475-360	2
_	1 C19		, 16V	, 20%	10uF	C-ELEC CHIP	91312-106-660	2
1	1 041		, 50V	, 20%	10uF	C-ELEC CHIP	91312-106-560	2
_	1 (30)		, 50V	, 20%	68uF	C-ELECTRONIC	91311-686-560	2
2	1 034, 37		, 16V	, 20%	56uF	C-ELECTRONIC	91311-566-660	2
2	1 C33, 36		50V	, 20%	56uF	C-ELECTRONIC	91311-566-560	2
-	1 C28		, 25V	, 20%	56uF	C-ELECTRONIC	91311-566-260	2
_	1 06		, 25V	ıF,20%	330uF	C-ELECTRONIC	91311-337-261	2
1	1 22		, 25V	F, 20%	220uf	C-ELECTRONIC	91311-227-261	2
_	1 C12		, 10V	ıF,20%	120uF	C-ELECTRONIC	91311-127-160	2
1	1 (3)		, 50V	, 20%	10uF	C-ELECTRONIC	91311-106-560	2
-	1 3	×	, 50V	,5%	47nF	C-CERAMIC CHIP	91301-473-253	.2
_	1 029	×	, 50V	,5%	22nF	C-CERAMIC CHIP	91301-223-750	2
_	1 C15	×	50V	10%	2200pF	C-CERAMIC CHIP	91301-222-351	2
2	1 025,26	Z	,50V	Ç	22pF	C-CERAMIC CHIP	91301-220-751	2
24	* Total Qty ===>							
	5 C45, 46, 47, 48							
	4 C39, 40, 42, 43, 44							
	3 C24, 27, 32, 35, 38							
	2 C17, 20, 21, 22, 23							
	1 C1, 2, 3, 13, 14	, Z	,50V	, 20%	0. 1uF	C-CERAMIC CHIP	91301-104-052	2
ω	1 (7, 8, 18	×	,500	, %	10nF	C-CERAMIC CHIP	91301-103-251	2
_	1 R11	,C	, 1/8W	, Ç	82X	R-CARBON CHIP	91083-823-150	2
_	1 R6	°C	,1/8W	, 5%	8. 2K	R-CARBON CHIP	91083-822-150	2
_	1 R51	,0	, 1/8W	, 5%	680	R-CARBON CHIP	91083-681-150	2
_	1 R36	0,	, 1/8\w	, 5%	470K	R-CARBON CHIP	91083-474-150	2
6	* Total Oty ===>							
	2 R50							
	1 R26, 32, 34, 37, 45	,с	, 1/8₩	, 5%	47%	R-CARBON CHIP	91083-473-150	2
4	1 R25, 31, 33, 44	,c	, 1/8W	, %	4. 7	R-CARBON CHIP	91083-472-150	2
ယ	1 R19, 24, 57	,C	,1/8₩	, 1%	434	R-CARBON CHIP	91083-433-110	2
ယ	1 R10, 41, 55	,C	1/8W	, %	300K	R-CARBON CHIP	91083-304-150	2
ω	1 R2, 8, 20	,с	, 1/8₩	, 1%	300	R-CARBON CHIP	91083-303-110	2
_	1 R14	,C	, 1/8W	. 1%	282K	R-CARBON CHIP	91083-284-110	2
_	1 R39	,c	,1/8₩	, 1%	27K	R-CARBON CHIP	91083-273-110	2
_	1 R1	°C	, 0. 5W	, 5%	270	R-CARBON CHIP	91083-271-350	2
-	1 R27	,c	,1/8₩	, 5%	22K	R-CARBON CHIP	91083-223-150	2
_	1 R53	, C	, 1/8W	, 5%	220	R-CARBON CHIP	91083-221-150	2
ω	1 R18, 23, 42	,C	, 1/8₩	1%	180K	R-CARBON CHIP	91083-184-110	2
_	1 R46	, C	,1/8₩	火,1%	18. 2K	R-CARBON CHIP	91083-183-110	2
	1		711014	or Ectivity		DESCRIPTION	TOTAL MONBLEA	THE WEST
ALL.	OC REE-DECN		NOTTA	SPECIFICATION		NOTIFICATION	PART NI MRFR	I FWF

HEATSINK , AL 1.5t S
1
_
TR5-T NO. 19374K (\(\mathbb{W}\mm\))
251-003-T (LITTLE) 1
,50PPM ,AT 1
HF50ACB322513-T(TDK)
_
, ·
~ ·
005FA, 0\(\text{VA6}\), 5\(\depti\)7. 5, 5\(\depti\)H 1
10uH, DRUM 4*5.5, 2.5
, R/ 1
, 2R · 1
FR-4, 113. 8#48. 8, 1. 2t 1
<b>-</b>
, 18 1
,9 1
1
_
, TO-252 1
_
1
_
2
1
_
_
_
1
_
_
1
,T0-220 1
1
_
1
_
8


R18, 26, 36	ω	HANJ00	10K J 1/2W	R-CARBON	39
R24	-	HANJOO	1K J 1/2W	R-CARBON	<b>&amp;</b>
89	-	HANJ00	1K J 1/8W	R-CARBON	37
R29	_	HANJOO .	100 J 1/8W	R-CARBON	36
D9	_	MOT, ST	1N5250B 20V 0.5W	D-ZENER	35
D4. 5	2	MOT, ST	1N5245B 15V 0.5W	D-ZEVER	34
D6	-	MOT, ST	1N5239B 9.1V 0.5W	D-ZENER	ಜ
D11	-	MOT, ST	1N5223B 2.7V 0.5W	D-ZEVER	32
D12	-	SHINDENGEN	D3S4M 40V 3A	D-SCHOTTY DO-201 R1	31
D12	_	G. I, MOTO	1N5822 40V 3A	D-SCHOTTY DO-201AD	30
D2, 3	2	GI, MOTO	UF4007 1000V 1A	D-F RECOVERY	29
D7, 10	2	TFK, KEC	1N4148	D-SWICHING	28
D8	1	MOTO, GI	MBR20100CT 100V 20A	D-SCHOTTKY TO-220	27
D1	<b>1</b>	G. I	2KBP06M, 600V 2A	D-BRIDGE	26
Q5. 6. 7	ယ	MOTO, SGS	VN222211 60V 150MA 0.4W	FET-N T0-92	25
2	_	SHINDENGEN	25K1537 900V 5A 100W	FET-N MTO-3P R1	24
6	_	HITACHI	25K1342 900V 8A	FET-N TO-3P	23
8	_	SEC, MOTO	N3904 60V 200MA 0.6W	TR-NPN TO-92	22
2	_	SEC	KSB1151-Y-60V 5A 20W	TR-PNP TO-126	21
B	_	SEC, MOTO	2N3906 -40V 200MA 0.6W	TR-PNP TO-92	20
FOOT	L 4	DAEYUNG, YUILL	10#10#1.6T BLACK SJ5816	FOOT	19
D8	1		13.2 R8#4.5 L6 NYLON66	SPACER	18
D8, 04	2		13*R5.9*T0.7	WASHER-SPRING	17
NET-HEX	2	YULIM	M3#2.2	NUT-HEX	16
SCREW-P	2	YULIM	RH+ M3+8	SCREW-P	15
SCREW-P	-	ACITIM	PH+ M3*8	SCREW-P	14
SCREW-P	,4	AULTIM	FH+ M3*25	SCREW-P	13
SCREW-M	_	YULIM	FH+ M3+12	SCREW-M	12
SCREW-M	2	YULIM	FH+ M3*10	SCREW-M	11
LED-HOLDER	1	SINILL	44*5. 5*8. 5T NATURAL	LED-HOLDER: ACRYL	10
INSULATOR	1	APEX	0.39T SILICON AR1720	SIL-PAD CAP	9
INSULATOR	2	APEX	0.3T SILICON AR230	SIL-PAD	00
INSULATOR	_	TILLY	37*14*0.5T PVC	INSULATOR-SHEET	7
CLAMP	-	YULIM	TO-3P T1.6 ZN-W	CLAMP-TR(CLAMP-9)	6
(AD-26A, C, D)	_	KYUNGIN ENG	VB1108R T2.5 DARK-GRAY	CASE-BOTTOM	5
(AD-26A, C, D)	1	KYUNGIN ENG	VB1108R T2.5 DARK-GRAY	CASE-COVER	4
HEATSING	-	MIKYUNG	#53 AL1050P T2.5	HEATSINK B	ω
HEATSINK	_	MIKYUNG	#52 AL1050P T2.5	HEATSINK A	2
PCB	_	CHEDNGJOO	CEMI 126*72*1.6T	PCB-MAIN, SUB, LED	-
LOCA	97	VENDOR	RP SPEC	DESCRIPT	RECORD


78 CAP-C DS	77 CAP-C DS	76 CAP-C DS	75 CAP-C DS		73 VR-SEMI	72 VR-SEMI	71 VR-SEMI	70 R-W WOUND(N)	69 R-W WOUND(N)	68 R-METAL OXIDE	67 R-METAL OXIDE	66 R-METAL FILM	65 R-METAL FILM	64 R-METAL FILM	63 R-METAL FILM	62 R-CARBON	61 R-CARBON	60 R-CARBON	59 R-CARBON		57 R-CARBON	56 R-CARBON	55 R-CARBON	54 R-CARBON						48 R-CARBON	47 R-CARBON	46 R-CARBON	45 R-CARBON	44 R-CARBON	43 R-CARBON	42 R-CARBON	41 R-CARBON	40 R-CARBON
222	222	104 50V	102 1KV	R1 2K 2	2K 2	R1 500	500		D(N) 1 F 1W				FILM 36K F	FILM 30K F				5. 6k	560	510	470k	4.7	47 J	47 J	3.9	33K	300	30 J			300	200	180	1.5	13K	12K	1.24	100k
1KV	222 250VAC AA	50V	IKV	2K 20% 1/2W	2K 20% 1/2W CT-6X	500 10% 1/2W	500 10% 1/2W CT-6P	0. 1, F 1W	11	47K J 3W	1K J 1W	82K F 1/8W	F 1/8W	F 1/8W	20K F 1/8W	9.1K J 1/8W	6.8K J 1/8W	5.6K J 1/8W	560 J 1/8\	510 J 1/8W	470K J 1/2W	4.7K J 1/8W	47 J 1/2W	47 J 1/4W	3.9K J 1/4W	33K J 1/8W	300 J 1/2W	30 J 1/4W	24K J 1/8W	2.2K J 1/4W	300 J 1/8W	200 J 1/8W	180 J 1/8\	1.5K J 1/8W	13K J 1/8W	12K J 1/8W	1.2K J 1/8W	100K J 1/8W
COMEIS	SEMOO	COMEIS	SEMOO	BURNS	COPAL	BURNS	COPAL	DALE-KOREA	DALE-KOREA	YUMI	YUMI	PHILIPS	PHILIPS	PHILIPS	PHILIPS	HANJOO	HANJOO	HANJOO	HANJ00	HANJOO	HANJOO	HANJOO	HANJOO	HANJOO	HANJOO	HANJ00	HANJOO	HANJOO	HANJOO	HANJ00	HANJ00	HANJOO	HANJOO	HANJ00	HANJOO	HANJ00	HANJOO .	HANJOO
1	-	_	2	-	_	_	-	-	_	_	_	_	-	_	2	_	ယ	_	_	_	2	-	_	_	2	_	_	-	1	-	-	-	-	-	-	-	_	2
S	CJ	C20	06,13	VR2	VR2	VRI	VRI	R15	R13	23	R27	R43	R37	R39	R38, 40	RZO	R31. 32. 33	R22	R34	R17	R1.2	R19	R14	R4	R23, 25	R35	25	R6	R10	R30	R11	R12	R7	R16	R41	R8	R21	R28, 42

110 ASS 1-JACK		115 MAGNET-FRIT CORE	114 RECEPTALO	113 ASS'Y-RECEPTACLE	112 ASS'Y-00N	111 MAGNET-FRIT CORE	110 MAGENT-FRIT CORE	109 FUSE-SLOW BLOW	108 WIRE-SPJW	107 WIRE-SAHDW	106 CONN-INTCONN	105 CONN-INTCONN	104 VARISTOR	103 THERMISROR	102 THERMISTOR	101 OPTO-COUPLER	100 LED-SQUARE	99 LED-SOUARE	98 LINE-FILTER	97 CHOCK-COIL	96 TRANS-SWG	95 IC-SHUNT	94 IC-SHUNT	93 IC-OP AMP	92 SCR, TO-220	91 CAP-E AD	90 CAP-E AD	89 CAP-E AD	88 CAP-E AD	87 CAP-E AD	86 CAP-E AD	85 CAP-E AD	84 CAP-F MPET	83 CAP-F MPET	82 CAP-F PET	81 CAP-C DS	80 CAP-C DS	79 CAP-C DS	
			RECEPTALCE-ACINAPWR 0711-PN 10A 250V		N, HOUS, OTH SPI								D61	R								IC-SHUNT REGULATOR TLA	IC-SHUNT REGULATOR KA4			R1 470	470	R1 100	100	100	1UF	100				103	472	332	
MUF-4UZ-4FCA-ZU/(AU-Zb)	109_10C1_207(10_26)	ZJ-41306-TC TOROIDAL	1-PN 10A 250V	0711-PN ASS'Y	ASS'Y-CONN, HOUS, OTH 5PIN 5P*90 UL1007 #28	2643000101 BEAD	ZJ-41306-TC TOROIDAL	52S-020-H 250V 2A	JUMP (TEFLON TUBE) DO. 6	DO.6 SIL(T-T)	FAU-0640-09 WHT 9PIN	AW-0500-05 SR 2.0 WHT	D61Z0V301RA45 425-518V	8-0HM 2.6A 8D-11	8-OHM 3A 10SP008M	COY80NG DIP-6PIN	SEL4425G GREEN 2*4*5	SEL4825D AMBER 2*4*5	GP-9 50mH 150T	BAR 6uH	P02625 1.1mH AD-26T1	TL431 TO-92	KA431CZ TO-92	LW358N DIP 8PIN	TYN058 50V 5A	470UF 25V STL10*20	470UF 25V SXE10*20	100UF 35V STL12.5*30	1000UF 35V SXE12.5*30	100F 50V GLT5*11	1UF 50V SSE 3+5	100UF 400V SMJ25*30	224 250VAC KNB1530	104 250VAC KNB1350	472 100V	103 50V	472 1KV	250VAC AA	
SINGALKON	CINCATDON	MAGNECTIS	INAL WAYS	KYUNGSUNG	KYUNGSUNG	FAIR-RITE	MAGETICS	TRIAD	SAMEUN	SAMEON	KYUNGSUNG	KYUNGSUNG	MAIDA	ISHUKA	U.E. I	TELEFUNKEN	SANKEN	SANKEN	NAMYANG	NAMYANG	NAMYANG	MOTO	SEC	SEC	SCS	COMES	SAMYOUNG	COMES	SAMYOUNG	COMES	COMES	COMES	ISKRA	ISKRA	SEQUIN	COMES	COMES	COMES	
-	<u> </u>	_	_	_	_	ω	_	_	_			1	_	_	_	<b>-</b>	<b>—</b>	2	1	-	-	-	-	_	_	2	2	_	_	2	2	-	-	<u></u>	-	4	<b>-</b>	2	
OUTPUT CABLE	OFTENT CARLE	1.2	INLET	HARNESS-ASS'Y	CONI	BD1, 2, 3	L3	F1(AD-26A, A1)	JI	JUMP	CONS	CONZ	Z1	THI	THI	ICI	TD1	LD2, 3	LF1	E	11	IC2	IC2	IC3	SCRI	C15, 19	C15, 19	C14	C14	C8, 10	C16, 21	S	Q	S	8	C11, 12, 17, 18	C22	ය, <b>4</b>	

LABEL OUTPUT CABLE		SAMKWANG	POLYSTER 26*17  PET TO. 05 BOTTOM, YELLOW SAMKWANG	LABEL-WARNING LABEL-GENERAL	124 125
LABEL	<b>-</b> -	SAMKWANG	POLYSTER 36#15	LABEL-CAUTION	123
LABEL (AD-26A)		CAME MANG	PET TO, 05, NOTE-PAD(MASY)SANKWANG	LABEL-SERIAL	121
LABEL (AD-26A)	1	SAMKWANG	SILVER PET 54*40 AD-26A SAMKWANG	LABEL-RATING	120
RS		SAMEON	TEFLON-TUBE, I1.0, L20	TUBE-PIFE	119
FUSE(F1)		SAMEON	17.0 TO 25 2.5KV	TUBE-SHRINKAGE	118
LOCA	97	VENDOR	RP SPEC	DESCRIPT	THE COLUMN

·			
		•	





•		

### Appendix C

Reference Material

		•	
	,		•


# Hardware Interrupt (IRQ) Map

Hard disk drive controller	HQ14
	5
Numeric coprocessor	IRQ13
Mouse	IRQ12
Global access	IRQ11
Digitizer	IRQ10
Redirect Int 0Ah (IRQ2 handler)/VGA	IRQ9
RTC	IRQ8
Parallel port 1	IRQ7
Diskette drive controller	IRQ6
PCMCIA	IRQ5
Serial port 1	IRQ4
Serial port 2	IRQ3
Cascade interrupt	IRQ2
Keyboard	IRQ1
System timer	IRQ0
Function	Interrupt

#### I/O Map

Serial port 1	3F8-3FF
Diskette drive controller	3F0-3F7
Color graphics adapter	3D0-3DF
Enhanced graphics adapter	3C0-3CF
Monochrome display and printer adapter	3B0-3BF
Parallel printer port 1	378-37F
Serial port 2	2F8-2FF
Parallel printer port 2	278-27F
Digitizer controller	220-223
PCMCIA controller	218-21F
Hard disk	1F0-1F8
Math coprocessor	0F8-0FF
Reset math coprocessor	OF1
Clear math coprocessor busy	0F0
DMA controller 2, 8237A-5	0C0-0DF
Interrupt controller 2, 8259A	0A0-0BF
DMA page register, 74LS612	080-09F
Real-time clock, NMI (non-maskable interrupt) mask	070-07F
8042 (Keyboard)	060-06F
Timer, 8254-2	040-05F
Interrupt controller 1, 8259A, Master	020-03F
DMA controller 1, 8237A-5	000-01F
Device	Address

#### **Memory Map**



#### **Acronym List**

ampere: unit of electrical current flow

 $\triangleright$ 

ABS acrylonitrile-butadiene-styrene

AC alternating current

**ASCII** American Standard Code for Information Interchange

ASIC application-specific integrated circuit

ASL above sea level

ATAdvanced Technology (from the IBM AT model computer)

BIOS basic input/output system

BPI bits per inch

BPS bits per second

CCFT cold-cathode flourescent tube

**CMOS** complementary metal oxide semiconductor

CPU central processing unit

DIN Deutsche Industrie Normenausschuss (German standard-setting association – used to refer to the type of connector used for keyboard and mouse interfaces)

DRAM dynamic random-access memory

**EMS** Expanded Memory Specification

**EPROM** erasable programmable read-only memory

FDC floppy disk (diskette drive) controller

FDD floppy disk (diskette) drive

HDC **FSTN** film super-twisted nematic

hard disk controller

HDD hard disk drive

 $H_{Z}$ Hertz: unit of electrical frequency (formerly cps, or cycles per second)

IC integrated circuit

IDE integrated drive electronics

1/0 input/output

# C-6 Pen Computer Service Manual

ISA industry standard architecture

**JEIDA** Japananese Electronic Industry Development Association

Kb kilobit: 1024 bits

KB kilobyte: 1024 bytes

LCD liquid-crystal display

LED light-emitting diode

mA milliampere: 1/1000 of an ampere

MB megabyte: 1,048,576 bytes

MHz megahertz: 1,000,000 cycles per second

ms millisecond: 1/1000 of a second

NiCd nickel cadmium

nanosecond: 1/1,000,000,000 of a second

PCBA printed circuit board assembly

PC personal computer

PC polycarbonate

**PCMCIA** Personal Computer Memory Card International Association

PLCC plastic-leaded chip carrier (chip package)

POST power-on self test

RAM random-access memory

RFI radio-frequency interference

ROM read-only memory

RPM revolutions per minute

RTC real-time clock

SRAM static random-access memory

TPI tracks per inch

V volt: unit of electro-motive force

VAC volts, alternating current

VDC volts, direct current

VRAM video RAM

VGA video graphics array

W watt: unit of electrical power

Whr watt hour: unit of stored electrical power

XMS eXpanded Memory Specification

TX eXtended Technology (from the IBM XT model computer)

## **Units of Measurement**

micro: 1/1,000,000 multiplier

Έ

μs microsecond: 1/1,000,000 of a second

A ampere: unit of electrical current flow

B byte

bpi bits per inch

bit

q

bps bits per second

HzHertz: unit of electrical frequency (formerly cps, or cycles per second)

K kilo: times 1024 (used with binary terms)

kilo: times 1000 (used with non-binary terms)

KB kilobyte: 1024 bytes

Kb kilobit: 1024 bits

 $\geq$ mega: times 1,048,576 when used with binary terms; times 1,000,000 (used

with non-binary terms)

milliampere: 1/1000 of an ampere

mA

MHzmegahertz: 1,000,000 cycles per second

ms millisecond: 1/1000 of a second

MB megabyte: 1,048,576 bytes

nano: 1/1,000,000,000 multiplier

ns nanosecond: 1/1,000,000,000 of a second

rpm revolutions per minute

TPI tracks per inch

V volt: unit of electro-motive force

W watt: unit of electrical power

Whr watt hour: unit of stored electrical power

			,
		. • .	